OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /spacewiresystemc/trunk/altera_work/spw_fifo_ulight/top_rtl
    from Rev 32 to Rev 40
    Reverse comparison

Rev 32 → Rev 40

/spw_fifo_ulight.v
52,6 → 52,8
wire [7:0] time_out;
wire tick_out;
wire clk_250_sys;
assign LED[7:7] = pll_tx_locked_export;
ulight_fifo u0 (
87,7 → 89,8
.memory_oct_rzqin (<connected-to-memory_oct_rzqin>), // .oct_rzqin
*/
.pll_0_locked_export (pll_tx_locked_export), // pll_0_locked.export
.pll_0_outclk0_clk (clk_400_mhz), // pll_0_outclk0.clk
.pll_0_outclk0_clk (clk_400_mhz),
//.pll_0_outclk1_clk (clk_250_sys), // pll_0_outclk0.clk
.reset_reset_n (reset_spw_n_b), // reset.reset_n
.timecode_ready_rx_external_connection_export (tick_out), // timecode_ready_rx_external_connection.export
.timecode_rx_external_connection_export (time_out), // timecode_rx_external_connection.export
105,6 → 108,8
.ppll_100_MHZ(ppll_100_MHZ),
.ppllclk(clk_pll_mhz),
.reset_spw_n_b(reset_spw_n_b),
//.clk_sys_250_mhz(clk_250_sys),
.top_sin(sin_a),
.top_din(din_a),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.