OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /sparc64soc
    from Rev 3 to Rev 4
    ↔ Reverse comparison
  •

Rev 3 → Rev 4

/trunk/T1-CPU/exu/sparc_exu.v
463,7 → 463,281
output [7:0] exu_ifu_err_synd_m;
wire [1:0] rml_irf_old_e_cwp_e;
wire [1:0] rml_irf_new_e_cwp_e;
`ifdef FPGA_NEW_IRF
 
wire [ 71:0]irf_byp_rs1_data_d_l_fpga;
wire [ 71:0]irf_byp_rs2_data_d_l_fpga;
wire [ 71:0]irf_byp_rs3_data_d_l_fpga;
wire [ 31:0]irf_byp_rs3h_data_d_l_fpga;
 
/*clkdbl clkdbl_inst(
.inclk0(rclk),
.c0(rclk2x)
);
 
wire [738:0] ILA_DATA;
wire [ 71:0]irf_byp_rs1_data_d_l_ref;
wire [ 71:0]irf_byp_rs2_data_d_l_ref;
wire [ 71:0]irf_byp_rs3_data_d_l_ref;
wire [ 31:0]irf_byp_rs3h_data_d_l_ref;
 
ST1 ila(
.acq_clk(rclk),
.acq_data_in(ILA_DATA),
.acq_trigger_in(ILA_DATA)
);
 
wire [35:0] ref_cnt;
wire [ 3:0] allow;
reg [35:0] cnt;
reg [15:0] err_cnt;
 
VIO1 vio(
.probe(cnt>refcnt),
.source({allow,ref_cnt})
);
 
reg ifu_exu_ren1_s_d;
reg ifu_exu_ren2_s_d;
reg ifu_exu_ren3_s_d;
reg [71:0] irf_byp_rs1_data_d_l_fpga_d;
reg [71:0] irf_byp_rs2_data_d_l_fpga_d;
reg [71:0] irf_byp_rs3_data_d_l_fpga_d;
reg [31:0] irf_byp_rs3h_data_d_l_fpga_d;
reg [71:0] irf_byp_rs1_data_d_l_d;
reg [71:0] irf_byp_rs2_data_d_l_d;
reg [71:0] irf_byp_rs3_data_d_l_d;
reg [31:0] irf_byp_rs3h_data_d_l_d;
reg [31:0] written;
reg swap_d;
reg swap_d1;
reg [ 4:0] ecl_irf_rd_m_d;
reg [ 4:0] ecl_irf_rd_g_d;
reg [ 2:0] current_window;
reg [ 2:0] new_lo_cwp_d;
reg [ 4:0] ifu_exu_rs1_s_d;
reg [ 4:0] ifu_exu_rs2_s_d;
reg [ 4:0] ifu_exu_rs3_s_d;
 
wire [4:0] wraddr0=current_window[0] && ecl_irf_rd_m_d[3] ? {~ecl_irf_rd_m_d[4],ecl_irf_rd_m_d[3:0]}:ecl_irf_rd_m_d;
wire [4:0] wraddr1=current_window[0] && ecl_irf_rd_g_d[3] ? {~ecl_irf_rd_g_d[4],ecl_irf_rd_g_d[3:0]}:ecl_irf_rd_g_d;
wire [4:0] rdaddr0=current_window[0] && ifu_exu_rs1_s_d[3] ? {~ifu_exu_rs1_s_d[4],ifu_exu_rs1_s_d[3:0]}:ifu_exu_rs1_s_d;
wire [4:0] rdaddr1=current_window[0] && ifu_exu_rs2_s_d[3] ? {~ifu_exu_rs2_s_d[4],ifu_exu_rs2_s_d[3:0]}:ifu_exu_rs2_s_d;
wire [4:0] rdaddr2=current_window[0] && ifu_exu_rs3_s_d[3] ? {~ifu_exu_rs3_s_d[4],ifu_exu_rs3_s_d[3:0]}:ifu_exu_rs3_s_d;
 
wire [3:0] syndrome;
 
always @(posedge rclk or negedge arst_l)
if(~arst_l)
begin
written<=0;
current_window<=0;
swap_d<=0;
swap_d1<=0;
err_cnt<=0;
end
else
begin
if(rml_irf_swap_local_e && (current_window!=rml_irf_old_lo_cwp_e))
cnt<=36'b0;
else
cnt<=cnt+1;
if(err_cnt==16'h0360)
err_cnt<=16'b0;
else
if(rml_irf_swap_local_e && (current_window!=rml_irf_old_lo_cwp_e))
err_cnt<=err_cnt+1;
ifu_exu_ren1_s_d<=ifu_exu_ren1_s;
ifu_exu_ren2_s_d<=ifu_exu_ren2_s;
ifu_exu_ren3_s_d<=ifu_exu_ren3_s;
irf_byp_rs1_data_d_l_fpga_d<=irf_byp_rs1_data_d_l_fpga;
irf_byp_rs2_data_d_l_fpga_d<=irf_byp_rs2_data_d_l_fpga;
irf_byp_rs3_data_d_l_fpga_d<=irf_byp_rs3_data_d_l_fpga;
irf_byp_rs3h_data_d_l_fpga_d<=irf_byp_rs3h_data_d_l_fpga;
irf_byp_rs1_data_d_l_d<=irf_byp_rs1_data_d_l;
irf_byp_rs2_data_d_l_d<=irf_byp_rs2_data_d_l;
irf_byp_rs3_data_d_l_d<=irf_byp_rs3_data_d_l;
irf_byp_rs3h_data_d_l_d<=irf_byp_rs3h_data_d_l;
swap_d<=rml_irf_swap_local_e;
swap_d1<=swap_d;
ecl_irf_rd_m_d<=ecl_irf_rd_m;
ecl_irf_rd_g_d<=ecl_irf_rd_g;
new_lo_cwp_d<=rml_irf_new_lo_cwp_e;
ifu_exu_rs1_s_d<=ifu_exu_rs1_s;
ifu_exu_rs2_s_d<=ifu_exu_rs2_s;
ifu_exu_rs3_s_d<=ifu_exu_rs3_s;
if(swap_d)
current_window<=new_lo_cwp_d;
if(swap_d1)
if(rml_irf_kill_restore_w) // SAVE
written<=(ecl_irf_wen_w<<wraddr0) | (ecl_irf_wen_w2<<wraddr1);
else // restore
written<=32'hFFFFFFFF;
else
begin
if(ecl_irf_wen_w)
written[wraddr0]<=1;
if(ecl_irf_wen_w2)
written[wraddr1]<=1;
end
end
 
wire read_lo0=(rdaddr0>5'd7) && (rdaddr0<5'd24);
wire read_lo1=(rdaddr1>5'd7) && (rdaddr1<5'd24);
wire read_lo2=(rdaddr2>5'd7) && (rdaddr2<5'd24);
wire read_known0=(!read_lo0) || written[rdaddr0];
wire read_known1=(!read_lo1) || written[rdaddr1];
wire read_known2=(!read_lo2) || written[rdaddr2];
 
assign syndrome[0]=ifu_exu_ren1_s_d && (irf_byp_rs1_data_d_l_ref!=irf_byp_rs1_data_d_l_fpga);
assign syndrome[1]=ifu_exu_ren2_s_d && (irf_byp_rs2_data_d_l_ref!=irf_byp_rs2_data_d_l_fpga);
assign syndrome[2]=ifu_exu_ren3_s_d && (irf_byp_rs3_data_d_l_ref!=irf_byp_rs3_data_d_l_fpga);
assign syndrome[3]=ifu_exu_ren3_s_d && (irf_byp_rs3h_data_d_l_ref!=irf_byp_rs3h_data_d_l_fpga);
 
assign ILA_DATA[1:0]=ifu_exu_tid_s2;
assign ILA_DATA[6:2]=ifu_exu_rs1_s;
assign ILA_DATA[11:7]=ifu_exu_rs2_s;
assign ILA_DATA[16:12]=ifu_exu_rs3_s;
assign ILA_DATA[17]=ifu_exu_ren1_s;
assign ILA_DATA[18]=ifu_exu_ren2_s;
assign ILA_DATA[19]=ifu_exu_ren3_s;
assign ILA_DATA[20]=ecl_irf_wen_w;
assign ILA_DATA[21]=ecl_irf_wen_w2;
assign ILA_DATA[26:22]=ecl_irf_rd_m_d;
assign ILA_DATA[31:27]=ecl_irf_rd_g_d;
assign ILA_DATA[103:32]=byp_irf_rd_data_w;
assign ILA_DATA[175:104]=byp_irf_rd_data_w2;
assign ILA_DATA[177:176]=ecl_irf_tid_m;
assign ILA_DATA[179:178]=ecl_irf_tid_g;
assign ILA_DATA[182:180]=rml_irf_old_lo_cwp_e;
assign ILA_DATA[185:183]=rml_irf_new_lo_cwp_e;
assign ILA_DATA[187:186]=rml_irf_old_e_cwp_e;
assign ILA_DATA[189:188]=rml_irf_new_e_cwp_e;
assign ILA_DATA[190]=rml_irf_swap_even_e;
assign ILA_DATA[191]=rml_irf_swap_odd_e;
assign ILA_DATA[192]=rml_irf_swap_local_e;
assign ILA_DATA[193]=rml_irf_kill_restore_w;
assign ILA_DATA[195:194]=rml_irf_cwpswap_tid_e;
assign ILA_DATA[197:196]=rml_irf_old_agp;
assign ILA_DATA[199:198]=rml_irf_new_agp;
assign ILA_DATA[200]=rml_irf_swap_global;
assign ILA_DATA[202:201]=rml_irf_global_tid;
assign ILA_DATA[274:203]=irf_byp_rs1_data_d_l_ref;
assign ILA_DATA[346:275]=irf_byp_rs2_data_d_l_ref;
assign ILA_DATA[418:347]=irf_byp_rs3_data_d_l_ref;
assign ILA_DATA[450:419]=irf_byp_rs3h_data_d_l_ref;
assign ILA_DATA[522:451]=irf_byp_rs1_data_d_l_fpga;
assign ILA_DATA[594:523]=irf_byp_rs2_data_d_l_fpga;
assign ILA_DATA[666:595]=irf_byp_rs3_data_d_l_fpga;
assign ILA_DATA[698:667]=irf_byp_rs3h_data_d_l_fpga;
assign ILA_DATA[702:699]=syndrome;// && read_known0;
assign ILA_DATA[705:703]=current_cwp[2:0];
assign ILA_DATA[706]=0;
assign ILA_DATA[737:707]={cnt[14:0],err_cnt};
assign ILA_DATA[738]=rml_irf_swap_local_e && (current_window!=rml_irf_old_lo_cwp_e);
//assign ILA_DATA[699]=(irf_byp_rs1_data_d_l_fpga!=irf_byp_rs1_data_d_l_fpga_d) && (irf_byp_rs1_data_d_l==irf_byp_rs1_data_d_l_d);
//assign ILA_DATA[700]=(irf_byp_rs2_data_d_l_fpga!=irf_byp_rs2_data_d_l_fpga_d) && (irf_byp_rs2_data_d_l==irf_byp_rs2_data_d_l_d);
//assign ILA_DATA[701]=(irf_byp_rs3_data_d_l_fpga!=irf_byp_rs3_data_d_l_fpga_d) && (irf_byp_rs3_data_d_l==irf_byp_rs3_data_d_l_d);
//assign ILA_DATA[702]=(irf_byp_rs3h_data_d_l_fpga!=irf_byp_rs3h_data_d_l_fpga_d) && (irf_byp_rs3h_data_d_l==irf_byp_rs3h_data_d_l_d);
*/
wire [11:0] current_cwp;
 
bw_r_irf_fpga1 irf(
.current_cwp(current_cwp),
.so (short_scan0_1),
.si (short_si0),
.reset_l (arst_l),
.rst_tri_en (mem_write_disable),
.rml_irf_old_e_cwp_e (rml_irf_old_e_cwp_e[1:0]),
.rml_irf_new_e_cwp_e (rml_irf_new_e_cwp_e[1:0]),
/*AUTOINST*/
// Outputs
.irf_byp_rs1_data_d_l (irf_byp_rs1_data_d_l_fpga[71:0]),
.irf_byp_rs2_data_d_l (irf_byp_rs2_data_d_l_fpga[71:0]),
.irf_byp_rs3_data_d_l (irf_byp_rs3_data_d_l_fpga[71:0]),
.irf_byp_rs3h_data_d_l (irf_byp_rs3h_data_d_l_fpga[31:0]),
// Inputs
.rclk (rclk),
//.rclk2x (rclk2x),
.se (se),
.sehold (sehold),
.ifu_exu_tid_s2 (ifu_exu_tid_s2[1:0]),
.ifu_exu_rs1_s (ifu_exu_rs1_s[4:0]),
.ifu_exu_rs2_s (ifu_exu_rs2_s[4:0]),
.ifu_exu_rs3_s (ifu_exu_rs3_s[4:0]),
.ifu_exu_ren1_s (ifu_exu_ren1_s),
.ifu_exu_ren2_s (ifu_exu_ren2_s),
.ifu_exu_ren3_s (ifu_exu_ren3_s),
.ecl_irf_wen_w (ecl_irf_wen_w),
.ecl_irf_wen_w2 (ecl_irf_wen_w2),
.ecl_irf_rd_m (ecl_irf_rd_m[4:0]),
.ecl_irf_rd_g (ecl_irf_rd_g[4:0]),
.byp_irf_rd_data_w (byp_irf_rd_data_w[71:0]),
.byp_irf_rd_data_w2 (byp_irf_rd_data_w2[71:0]),
.ecl_irf_tid_m (ecl_irf_tid_m[1:0]),
.ecl_irf_tid_g (ecl_irf_tid_g[1:0]),
.rml_irf_old_lo_cwp_e (rml_irf_old_lo_cwp_e[2:0]),
.rml_irf_new_lo_cwp_e (rml_irf_new_lo_cwp_e[2:0]),
.rml_irf_swap_even_e (rml_irf_swap_even_e),
.rml_irf_swap_odd_e (rml_irf_swap_odd_e),
.rml_irf_swap_local_e (rml_irf_swap_local_e),
.rml_irf_kill_restore_w (rml_irf_kill_restore_w),
.rml_irf_cwpswap_tid_e (rml_irf_cwpswap_tid_e[1:0]),
.rml_irf_old_agp (rml_irf_old_agp[1:0]),
.rml_irf_new_agp (rml_irf_new_agp[1:0]),
.rml_irf_swap_global (rml_irf_swap_global),
.rml_irf_global_tid (rml_irf_global_tid[1:0]));
 
/* bw_r_irf irf(
.so (short_scan0_1),
.si (short_si0),
.reset_l (arst_l),
.rst_tri_en (mem_write_disable),
.rml_irf_old_e_cwp_e (rml_irf_old_e_cwp_e[1:0]),
.rml_irf_new_e_cwp_e (rml_irf_new_e_cwp_e[1:0]),
// Outputs
.irf_byp_rs1_data_d_l (irf_byp_rs1_data_d_l_ref[71:0]),
.irf_byp_rs2_data_d_l (irf_byp_rs2_data_d_l_ref[71:0]),
.irf_byp_rs3_data_d_l (irf_byp_rs3_data_d_l_ref[71:0]),
.irf_byp_rs3h_data_d_l (irf_byp_rs3h_data_d_l_ref[31:0]),
// Inputs
.rclk (rclk),
.se (se),
.sehold (sehold),
.ifu_exu_tid_s2 (ifu_exu_tid_s2[1:0]),
.ifu_exu_rs1_s (ifu_exu_rs1_s[4:0]),
.ifu_exu_rs2_s (ifu_exu_rs2_s[4:0]),
.ifu_exu_rs3_s (ifu_exu_rs3_s[4:0]),
.ifu_exu_ren1_s (ifu_exu_ren1_s),
.ifu_exu_ren2_s (ifu_exu_ren2_s),
.ifu_exu_ren3_s (ifu_exu_ren3_s),
.ecl_irf_wen_w (ecl_irf_wen_w),
.ecl_irf_wen_w2 (ecl_irf_wen_w2),
.ecl_irf_rd_m (ecl_irf_rd_m[4:0]),
.ecl_irf_rd_g (ecl_irf_rd_g[4:0]),
.byp_irf_rd_data_w (byp_irf_rd_data_w[71:0]),
.byp_irf_rd_data_w2 (byp_irf_rd_data_w2[71:0]),
.ecl_irf_tid_m (ecl_irf_tid_m[1:0]),
.ecl_irf_tid_g (ecl_irf_tid_g[1:0]),
.rml_irf_old_lo_cwp_e (rml_irf_old_lo_cwp_e[2:0]),
.rml_irf_new_lo_cwp_e (rml_irf_new_lo_cwp_e[2:0]),
.rml_irf_swap_even_e (rml_irf_swap_even_e),
.rml_irf_swap_odd_e (rml_irf_swap_odd_e),
.rml_irf_swap_local_e (rml_irf_swap_local_e),
.rml_irf_kill_restore_w (rml_irf_kill_restore_w),
.rml_irf_cwpswap_tid_e (rml_irf_cwpswap_tid_e[1:0]),
.rml_irf_old_agp (rml_irf_old_agp[1:0]),
.rml_irf_new_agp (rml_irf_new_agp[1:0]),
.rml_irf_swap_global (rml_irf_swap_global),
.rml_irf_global_tid (rml_irf_global_tid[1:0]));*/
 
assign irf_byp_rs1_data_d_l=/*((err_cnt>=ref_cnt[15:0]) && (cnt[19:0]>=ref_cnt[35:16])) && allow[0] ? irf_byp_rs1_data_d_l_ref:*/irf_byp_rs1_data_d_l_fpga;
assign irf_byp_rs2_data_d_l=/*((err_cnt>=ref_cnt[15:0]) && (cnt[19:0]>=ref_cnt[35:16])) && allow[1] ? irf_byp_rs2_data_d_l_ref:*/irf_byp_rs2_data_d_l_fpga;
assign irf_byp_rs3_data_d_l=/*((err_cnt>=ref_cnt[15:0]) && (cnt[19:0]>=ref_cnt[35:16])) && allow[2] ? irf_byp_rs3_data_d_l_ref:*/irf_byp_rs3_data_d_l_fpga;
assign irf_byp_rs3h_data_d_l=/*((err_cnt>=ref_cnt[15:0]) && (cnt[19:0]>=ref_cnt[35:16])) && allow[3] ? irf_byp_rs3h_data_d_l_ref:*/irf_byp_rs3h_data_d_l_fpga;
 
`else
bw_r_irf irf(
.so (short_scan0_1),
.si (short_si0),
507,6 → 781,7
.rml_irf_new_agp (rml_irf_new_agp[1:0]),
.rml_irf_swap_global (rml_irf_swap_global),
.rml_irf_global_tid (rml_irf_global_tid[1:0]));
`endif
sparc_exu_byp bypass(
.so (short_so1),
1088,7 → 1363,8
.ecl_div_muls (ecl_div_muls),
.ecl_div_zero_rs2_e(ecl_div_zero_rs2_e));
 
sparc_exu_rml rml(
sparc_exu_rml rml(
.current_cwp(current_cwp),
.so (so0),
.si (scan0_3),
.rst_tri_en (mux_drive_disable),
/trunk/T1-CPU/exu/sparc_exu_rml_cwp.v
49,7 → 49,7
exu_tlu_spill_e, tlu_exu_cwpccr_update_m, tlu_exu_cwp_retry_m,
tlu_exu_cwp_m, thr_d, ecl_rml_thr_m, ecl_rml_thr_w, tid_e,
next_cwp_w, next_cwp_e, cwp_wen_w, save_e, restore_e,
ifu_exu_flushw_e, ecl_rml_cwp_wen_e, full_swap_e, rml_kill_w
ifu_exu_flushw_e, ecl_rml_cwp_wen_e, full_swap_e, rml_kill_w, next_cwp
) ;
input clk;
input se;
95,6 → 95,7
output [1:0] exu_tlu_cwp_cmplt_tid;
output exu_tlu_cwp_retry;
output [3:0] oddwin_w;
output [11:0] next_cwp;
wire can_swap;
wire swapping;
254,7 → 255,8
{cwp_wen_thr3_w,cwp_wen_thr2_w, cwp_wen_thr1_w,cwp_wen_thr0_w});
 
// oddwin_w is the new value of cwp[0]
assign oddwin_w[3:0] = {cwp_thr3_next[0],cwp_thr2_next[0],cwp_thr1_next[0],cwp_thr0_next[0]};
assign oddwin_w[3:0] = {cwp_thr3_next[0],cwp_thr2_next[0],cwp_thr1_next[0],cwp_thr0_next[0]};
assign next_cwp={cwp_thr3_next,cwp_thr2_next,cwp_thr1_next,cwp_thr0_next};
// mux between new and current value
mux4ds #(3) cwp_next0_mux(.dout(cwp_thr0_next[2:0]),
.in0(cwp_thr0[2:0]),
/trunk/T1-CPU/exu/sparc_exu_rml.v
61,7 → 61,7
ecl_rml_cleanwin_wen_w, ecl_rml_xor_data_e, ecl_rml_kill_e,
ecl_rml_kill_w, ecl_rml_early_flush_w, exu_tlu_wsr_data_w,
tlu_exu_agp, tlu_exu_agp_swap, tlu_exu_agp_tid, tlu_exu_cwp_m,
tlu_exu_cwpccr_update_m, ecl_rml_inst_vld_w
tlu_exu_cwpccr_update_m, ecl_rml_inst_vld_w,current_cwp
) ;
input rclk;
input se;
146,7 → 146,8
output [1:0] rml_irf_new_agp; // alternate global pointer
output rml_irf_swap_global;
output [1:0] rml_irf_global_tid;
 
output reg [11:0] current_cwp;
wire clk;
wire [1:0] tid_d;
wire [3:0] thr_d;
444,7 → 445,17
assign oddwin_m[0] = (cwp_wen_m & ecl_rml_thr_m[0])? next_cwp_m[0]: oddwin_w[0];
dff_s #(4) oddwin_dff(.din(oddwin_m[3:0]), .clk(clk), .q(exu_ifu_oddwin_s[3:0]),
.se(se), .si(), .so());
 
 
integer i;
wire [11:0] next_cwp;
always @(posedge clk)
begin
current_cwp[2:0]<=(cwp_wen_m & ecl_rml_thr_m[0])? next_cwp_m: next_cwp[2:0];
current_cwp[5:3]<=(cwp_wen_m & ecl_rml_thr_m[1])? next_cwp_m: next_cwp[5:3];
current_cwp[8:6]<=(cwp_wen_m & ecl_rml_thr_m[2])? next_cwp_m: next_cwp[8:6];
current_cwp[11:9]<=(cwp_wen_m & ecl_rml_thr_m[3])? next_cwp_m: next_cwp[11:9];
end
sparc_exu_rml_cwp cwp(
.swap_outs (swap_outs),
.swap_locals_ins(swap_locals_ins),
451,7 → 462,8
.rml_ecl_cwp_e (rml_ecl_cwp_e[2:0]),
.old_cwp_e (old_cwp_e[2:0]),
.new_cwp_e (new_cwp_e[2:0]),
.oddwin_w (oddwin_w[3:0]),
.oddwin_w (oddwin_w[3:0]),
.next_cwp (next_cwp),
/*AUTOINST*/
// Outputs
.rml_ecl_cwp_d (rml_ecl_cwp_d[2:0]),
/trunk/T1-common/srams/regfile_1w_4r.v
0,0 → 1,91
module regfile_1w_4r(
input clk,
input [71:0] din,
input [ 7:0] wraddr,
input wren,
input [ 7:0] rdaddr0,
input [ 7:0] rdaddr1,
input [ 7:0] rdaddr2,
input [ 7:0] rdaddr3,
input rd0,
input rd1,
input rd2,
input rd3,
 
output [71:0] dout0,
output [71:0] dout1,
output [71:0] dout2,
output [71:0] dout3
);
 
reg [7:0] rdaddr0_d;
reg [7:0] rdaddr1_d;
reg [7:0] rdaddr2_d;
reg [7:0] rdaddr3_d;
reg rd0_d;
reg rd1_d;
reg rd2_d;
reg rd3_d;
 
always @(posedge clk)
begin
rdaddr0_d<=rdaddr0;
rdaddr1_d<=rdaddr1;
rdaddr2_d<=rdaddr2;
rdaddr3_d<=rdaddr3;
rd0_d<=rd0;
rd1_d<=rd1;
rd2_d<=rd2;
rd3_d<=rd3;
end
 
regfile1 regfile_inst0(
.wrclock(clk),
.rdclock(~clk),
.data(din),
.rdaddress(rdaddr0_d),
.rden(rd0_d),
.wraddress(wraddr),
.wren(wren),
.q(dout0)
);
 
regfile1 regfile_inst1(
.wrclock(clk),
.rdclock(~clk),
.data(din),
.rdaddress(rdaddr1_d),
.rden(rd1_d),
.wraddress(wraddr),
.wren(wren),
.q(dout1)
);
 
regfile1 regfile_inst2(
.wrclock(clk),
.rdclock(~clk),
.data(din),
.rdaddress(rdaddr2_d),
.rden(rd2_d),
.wraddress(wraddr),
.wren(wren),
.q(dout2)
);
 
regfile1 regfile_inst3(
.wrclock(clk),
.rdclock(~clk),
.data(din),
.rdaddress(rdaddr3_d),
.rden(rd3_d),
.wraddress(wraddr),
.wren(wren),
.q(dout3)
);
 
endmodule
/trunk/T1-common/srams/bw_r_irf_fpga1.v
0,0 → 1,376
module bw_r_irf_fpga1 (
input [ 11:0] current_cwp,
input rclk,
input reset_l,
 
input si,
input se,
input sehold,
input rst_tri_en,
 
input [ 1:0] ifu_exu_tid_s2, // s stage thread
input [ 4:0] ifu_exu_rs1_s, // source addresses
input [ 4:0] ifu_exu_rs2_s,
input [ 4:0] ifu_exu_rs3_s,
input ifu_exu_ren1_s, // read enables for all 3 ports
input ifu_exu_ren2_s,
input ifu_exu_ren3_s,
input ecl_irf_wen_w, // write enables for both write ports
input ecl_irf_wen_w2,
input [ 4:0] ecl_irf_rd_m, // w destination
input [ 4:0] ecl_irf_rd_g, // w2 destination
input [71:0] byp_irf_rd_data_w,// write data from w1
input [71:0] byp_irf_rd_data_w2, // write data from w2
input [ 1:0] ecl_irf_tid_m, // w stage thread
input [ 1:0] ecl_irf_tid_g, // w2 thread
 
input [ 2:0] rml_irf_old_lo_cwp_e, // current window pointer for locals and odds
input [ 2:0] rml_irf_new_lo_cwp_e, // target window pointer for locals and odds
input [ 2:1] rml_irf_old_e_cwp_e, // current window pointer for evens
input [ 2:1] rml_irf_new_e_cwp_e, // target window pointer for evens
input rml_irf_swap_even_e,
input rml_irf_swap_odd_e,
input rml_irf_swap_local_e,
input rml_irf_kill_restore_w,
input [ 1:0] rml_irf_cwpswap_tid_e,
 
input [ 1:0] rml_irf_old_agp, // alternate global pointer
input [ 1:0] rml_irf_new_agp, // alternate global pointer
input rml_irf_swap_global,
input [ 1:0] rml_irf_global_tid,
output so,
output reg [71:0] irf_byp_rs1_data_d_l,
output reg [71:0] irf_byp_rs2_data_d_l,
output reg [71:0] irf_byp_rs3_data_d_l,
output reg [31:0] irf_byp_rs3h_data_d_l
);
 
wire [71:0] dout0_0;
wire [71:0] dout0_1;
wire [71:0] dout0_2;
wire [71:0] dout0_3;
wire [71:0] dout1_0;
wire [71:0] dout1_1;
wire [71:0] dout1_2;
wire [71:0] dout1_3;
wire [71:0] dout2_0;
wire [71:0] dout2_1;
wire [71:0] dout2_2;
wire [71:0] dout2_3;
wire [71:0] dout3_0;
wire [71:0] dout3_1;
wire [71:0] dout3_2;
wire [71:0] dout3_3;
 
reg [1:0] ecl_irf_tid_m_d;
reg [1:0] ecl_irf_tid_g_d;
reg [4:0] ecl_irf_rd_m_d;
reg [4:0] ecl_irf_rd_g_d;
 
wire wen0_0=(ecl_irf_tid_m_d==2'b00) && ecl_irf_wen_w && (ecl_irf_rd_m_d!=0) & ~rst_tri_en;
wire wen0_1=(ecl_irf_tid_g_d==2'b00) && ecl_irf_wen_w2 && (ecl_irf_rd_g_d!=0) & ~rst_tri_en;
wire wen1_0=(ecl_irf_tid_m_d==2'b01) && ecl_irf_wen_w && (ecl_irf_rd_m_d!=0) & ~rst_tri_en;
wire wen1_1=(ecl_irf_tid_g_d==2'b01) && ecl_irf_wen_w2 && (ecl_irf_rd_g_d!=0) & ~rst_tri_en;
wire wen2_0=(ecl_irf_tid_m_d==2'b10) && ecl_irf_wen_w && (ecl_irf_rd_m_d!=0) & ~rst_tri_en;
wire wen2_1=(ecl_irf_tid_g_d==2'b10) && ecl_irf_wen_w2 && (ecl_irf_rd_g_d!=0) & ~rst_tri_en;
wire wen3_0=(ecl_irf_tid_m_d==2'b11) && ecl_irf_wen_w && (ecl_irf_rd_m_d!=0) & ~rst_tri_en;
wire wen3_1=(ecl_irf_tid_g_d==2'b11) && ecl_irf_wen_w2 && (ecl_irf_rd_g_d!=0) & ~rst_tri_en;
 
 
reg [2:0] wr0_window;
reg [2:0] wr1_window;
reg [2:0] rd0_window;
reg [2:0] rd1_window;
reg [2:0] rd2_window;
 
reg [2:0] current_global[3:0];
reg [2:0] current_window[3:0];
reg [2:0] current_read[3:0];
reg [2:0] current_write[3:0];
reg [2:0] current_write_d[3:0];
 
reg [1:0] cwpswap_tid_d;
reg [2:0] new_lo_cwp_d;
reg [2:0] old_lo_cwp_d;
reg swap_local_d;
 
reg [1:0] cwpswap_tid_d1;
reg [2:0] new_lo_cwp_d1;
reg [2:0] old_lo_cwp_d1;
reg swap_local_d1;
 
reg [1:0] cwpswap_tid_d2;
reg [2:0] new_lo_cwp_d2;
reg [2:0] old_lo_cwp_d2;
reg swap_local_d2;
 
reg [1:0] ifu_exu_tid_s2_d;
 
integer i;
 
always @(posedge rclk or negedge reset_l)
if(~reset_l)
begin
current_global[0]<=3'd3;
current_global[1]<=3'd3;
current_global[2]<=3'd3;
current_global[3]<=3'd3;
current_window[0]<=0;
current_window[1]<=0;
current_window[2]<=0;
current_window[3]<=0;
current_write[0]<=0;
current_write[1]<=0;
current_write[2]<=0;
current_write[3]<=0;
current_read[0]<=0;
current_read[1]<=0;
current_read[2]<=0;
current_read[3]<=0;
swap_local_d<=0;
swap_local_d1<=0;
end
else
begin
// !!! Maybe we should flop that on negedge also
if(ifu_exu_ren1_s || ifu_exu_ren2_s || ifu_exu_ren3_s)
ifu_exu_tid_s2_d<=ifu_exu_tid_s2;
ecl_irf_tid_m_d<=ecl_irf_tid_m;
ecl_irf_tid_g_d<=ecl_irf_tid_g;
ecl_irf_rd_m_d<=ecl_irf_rd_m;
ecl_irf_rd_g_d<=ecl_irf_rd_g;
swap_local_d<=rml_irf_swap_local_e & ~rst_tri_en;
cwpswap_tid_d<=rml_irf_cwpswap_tid_e;
new_lo_cwp_d<=rml_irf_new_lo_cwp_e;
old_lo_cwp_d<=rml_irf_old_lo_cwp_e;
swap_local_d1<=swap_local_d;
cwpswap_tid_d1<=cwpswap_tid_d;
new_lo_cwp_d1<=new_lo_cwp_d;
old_lo_cwp_d1<=old_lo_cwp_d;
swap_local_d2<=swap_local_d1;
cwpswap_tid_d2<=cwpswap_tid_d1;
new_lo_cwp_d2<=new_lo_cwp_d1;
old_lo_cwp_d2<=old_lo_cwp_d1;
 
if(rml_irf_swap_global & ~rst_tri_en)
current_global[rml_irf_global_tid]<={1'b0,rml_irf_new_agp};
/*if(swap_local_d)
begin
current_write[cwpswap_tid_d]<=new_lo_cwp_d;
current_read[cwpswap_tid_d]<=new_lo_cwp_d;
end
else
if(swap_local_d2 && (new_lo_cwp_d2[0]!=exu_ifu_oddwin_s[cwpswap_tid_d2]))
begin
current_write[cwpswap_tid_d2]<=old_lo_cwp_d2;
current_read[cwpswap_tid_d2]<=old_lo_cwp_d2;
end*/
/*
if(rml_irf_swap_local_e)
current_write[rml_irf_cwpswap_tid_e]<=rml_irf_old_lo_cwp_e;
else
if(swap_local_d)
current_write[cwpswap_tid_d]<=new_lo_cwp_d;
for(i=0;i<4;i=i+1)
current_write_d[i]<=current_write[i];
if(rml_irf_swap_local_e)
current_read[cwpswap_tid_d1]<=rml_irf_old_lo_cwp_e;
else
if(swap_local_d1)
current_read[cwpswap_tid_d1]<=new_lo_cwp_d1;
*/
end
 
/*
always @( * )
begin
wr0_window<=ecl_irf_rd_m_d[4:3]==2'b0 ? current_global[ecl_irf_tid_m_d]:(rml_irf_swap_local_e && (ecl_irf_tid_m_d==rml_irf_cwpswap_tid_e) ? rml_irf_old_lo_cwp_e:current_write[ecl_irf_tid_m_d]);
wr1_window<=ecl_irf_rd_g_d[4:3]==2'b0 ? current_global[ecl_irf_tid_g_d]:(rml_irf_swap_local_e && (ecl_irf_tid_g_d==rml_irf_cwpswap_tid_e) ? rml_irf_old_lo_cwp_e:current_write[ecl_irf_tid_g_d]);
rd0_window<=ifu_exu_rs1_s[4:3]==2'b0 ? current_global[ifu_exu_tid_s2]:(rml_irf_swap_local_e && (ifu_exu_tid_s2==rml_irf_cwpswap_tid_e) ? rml_irf_old_lo_cwp_e:current_read[ifu_exu_tid_s2]);
rd1_window<=ifu_exu_rs2_s[4:3]==2'b0 ? current_global[ifu_exu_tid_s2]:(rml_irf_swap_local_e && (ifu_exu_tid_s2==rml_irf_cwpswap_tid_e) ? rml_irf_old_lo_cwp_e:current_read[ifu_exu_tid_s2]);
rd2_window<=ifu_exu_rs3_s[4:3]==2'b0 ? current_global[ifu_exu_tid_s2]:(rml_irf_swap_local_e && (ifu_exu_tid_s2==rml_irf_cwpswap_tid_e) ? rml_irf_old_lo_cwp_e:current_read[ifu_exu_tid_s2]);
end
*/
 
reg [2:0] wr0_cwp;
reg [2:0] wr1_cwp;
reg [2:0] rd_cwp;
 
always @( * )
case(ecl_irf_tid_m_d)
2'b00:wr0_cwp<=current_cwp[2:0];
2'b01:wr0_cwp<=current_cwp[5:3];
2'b10:wr0_cwp<=current_cwp[8:6];
2'b11:wr0_cwp<=current_cwp[11:9];
endcase
always @( * )
case(ecl_irf_tid_g_d)
2'b00:wr1_cwp<=current_cwp[2:0];
2'b01:wr1_cwp<=current_cwp[5:3];
2'b10:wr1_cwp<=current_cwp[8:6];
2'b11:wr1_cwp<=current_cwp[11:9];
endcase
always @( * )
case(ifu_exu_tid_s2)
2'b00:rd_cwp<=current_cwp[2:0];
2'b01:rd_cwp<=current_cwp[5:3];
2'b10:rd_cwp<=current_cwp[8:6];
2'b11:rd_cwp<=current_cwp[11:9];
endcase
always @( * )
begin
wr0_window<=ecl_irf_rd_m_d[4:3]==2'b0 ? current_global[ecl_irf_tid_m_d]:wr0_cwp;
wr1_window<=ecl_irf_rd_g_d[4:3]==2'b0 ? current_global[ecl_irf_tid_g_d]:wr1_cwp;
rd0_window<=ifu_exu_rs1_s[4:3]==2'b0 ? current_global[ifu_exu_tid_s2]:rd_cwp;
rd1_window<=ifu_exu_rs2_s[4:3]==2'b0 ? current_global[ifu_exu_tid_s2]:rd_cwp;
rd2_window<=ifu_exu_rs3_s[4:3]==2'b0 ? current_global[ifu_exu_tid_s2]:rd_cwp;
end
 
wire [4:0] wraddr0_swapoe=(!wr0_window[0] && ecl_irf_rd_m_d[3]) ? {~ecl_irf_rd_m_d[4],ecl_irf_rd_m_d[3:0]}:ecl_irf_rd_m_d;
wire [4:0] wraddr1_swapoe=(!wr1_window[0] && ecl_irf_rd_g_d[3]) ? {~ecl_irf_rd_g_d[4],ecl_irf_rd_g_d[3:0]}:ecl_irf_rd_g_d;
wire [4:0] rdaddr0_swapoe=(!rd0_window[0] && ifu_exu_rs1_s[3]) ? {~ifu_exu_rs1_s[4],ifu_exu_rs1_s[3:0]}:ifu_exu_rs1_s;
wire [4:0] rdaddr1_swapoe=(!rd1_window[0] && ifu_exu_rs2_s[3]) ? {~ifu_exu_rs2_s[4],ifu_exu_rs2_s[3:0]}:ifu_exu_rs2_s;
wire [4:0] rdaddr2_swapoe=(!rd2_window[0] && ifu_exu_rs3_s[3]) ? {~ifu_exu_rs3_s[4],ifu_exu_rs3_s[3:0]}:ifu_exu_rs3_s;
 
wire [6:0] wraddr0_wa={2'b0,wraddr0_swapoe}+{wr0_window,4'b0};
wire [6:0] wraddr1_wa={2'b0,wraddr1_swapoe}+{wr1_window,4'b0};
wire [6:0] rdaddr0_wa={2'b0,rdaddr0_swapoe}+{rd0_window,4'b0};
wire [6:0] rdaddr1_wa={2'b0,rdaddr1_swapoe}+{rd1_window,4'b0};
wire [6:0] rdaddr2_wa={2'b0,rdaddr2_swapoe}+{rd2_window,4'b0};
 
wire [7:0] wraddr0={1'b0,wraddr0_wa}+(ecl_irf_rd_m_d[4:3]!=2'b0 ? 8'd64:8'd0);
wire [7:0] wraddr1={1'b0,wraddr1_wa}+(ecl_irf_rd_g_d[4:3]!=2'b0 ? 8'd64:8'd0);
wire [7:0] rdaddr0={1'b0,rdaddr0_wa}+(ifu_exu_rs1_s[4:3]!=2'b0 ? 8'd64:8'd0);
wire [7:0] rdaddr1={1'b0,rdaddr1_wa}+(ifu_exu_rs2_s[4:3]!=2'b0 ? 8'd64:8'd0);
wire [7:0] rdaddr2={1'b0,rdaddr2_wa}+(ifu_exu_rs3_s[4:3]!=2'b0 ? 8'd64:8'd0);
 
regfile_1w_4r regfile_thr0(
.clk(rclk),
.din(wen0_1 ? byp_irf_rd_data_w2:byp_irf_rd_data_w),
.wraddr(wen0_1 ? wraddr1:wraddr0),
.wren(wen0_0 || wen0_1),
.rdaddr0(rdaddr0),
.rdaddr1(rdaddr1),
.rdaddr2(rdaddr2),
.rdaddr3({rdaddr2[7:1],1'b1}),
.rd0(ifu_exu_ren1_s && (ifu_exu_tid_s2==2'b00)),
.rd1(ifu_exu_ren2_s && (ifu_exu_tid_s2==2'b00)),
.rd2(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b00)),
.rd3(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b00)),
 
.dout0(dout0_0),
.dout1(dout0_1),
.dout2(dout0_2),
.dout3(dout0_3)
);
 
regfile_1w_4r regfile_thr1(
.clk(rclk),
.din(wen1_1 ? byp_irf_rd_data_w2:byp_irf_rd_data_w),
.wraddr(wen1_1 ? wraddr1:wraddr0),
.wren(wen1_0 || wen1_1),
.rdaddr0(rdaddr0),
.rdaddr1(rdaddr1),
.rdaddr2(rdaddr2),
.rdaddr3({rdaddr2[7:1],1'b1}),
.rd0(ifu_exu_ren1_s && (ifu_exu_tid_s2==2'b01)),
.rd1(ifu_exu_ren2_s && (ifu_exu_tid_s2==2'b01)),
.rd2(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b01)),
.rd3(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b01)),
 
.dout0(dout1_0),
.dout1(dout1_1),
.dout2(dout1_2),
.dout3(dout1_3)
);
 
regfile_1w_4r regfile_thr2(
.clk(rclk),
.din(wen2_1 ? byp_irf_rd_data_w2:byp_irf_rd_data_w),
.wraddr(wen2_1 ? wraddr1:wraddr0),
.wren(wen2_0 || wen2_1),
.rdaddr0(rdaddr0),
.rdaddr1(rdaddr1),
.rdaddr2(rdaddr2),
.rdaddr3({rdaddr2[7:1],1'b1}),
.rd0(ifu_exu_ren1_s && (ifu_exu_tid_s2==2'b10)),
.rd1(ifu_exu_ren2_s && (ifu_exu_tid_s2==2'b10)),
.rd2(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b10)),
.rd3(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b10)),
 
.dout0(dout2_0),
.dout1(dout2_1),
.dout2(dout2_2),
.dout3(dout2_3)
);
 
regfile_1w_4r regfile_thr3(
.clk(rclk),
.din(wen3_1 ? byp_irf_rd_data_w2:byp_irf_rd_data_w),
.wraddr(wen3_1 ? wraddr1:wraddr0),
.wren(wen3_0 || wen3_1),
.rdaddr0(rdaddr0),
.rdaddr1(rdaddr1),
.rdaddr2(rdaddr2),
.rdaddr3({rdaddr2[7:1],1'b1}),
.rd0(ifu_exu_ren1_s && (ifu_exu_tid_s2==2'b11)),
.rd1(ifu_exu_ren2_s && (ifu_exu_tid_s2==2'b11)),
.rd2(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b11)),
.rd3(ifu_exu_ren3_s && (ifu_exu_tid_s2==2'b11)),
 
.dout0(dout3_0),
.dout1(dout3_1),
.dout2(dout3_2),
.dout3(dout3_3)
);
 
always @( * )
case(ifu_exu_tid_s2_d)
2'b00:
begin
irf_byp_rs1_data_d_l<=~dout0_0;
irf_byp_rs2_data_d_l<=~dout0_1;
irf_byp_rs3_data_d_l<=~dout0_2;
irf_byp_rs3h_data_d_l<=~dout0_3[31:0];
end
2'b01:
begin
irf_byp_rs1_data_d_l<=~dout1_0;
irf_byp_rs2_data_d_l<=~dout1_1;
irf_byp_rs3_data_d_l<=~dout1_2;
irf_byp_rs3h_data_d_l<=~dout1_3[31:0];
end
2'b10:
begin
irf_byp_rs1_data_d_l<=~dout2_0;
irf_byp_rs2_data_d_l<=~dout2_1;
irf_byp_rs3_data_d_l<=~dout2_2;
irf_byp_rs3h_data_d_l<=~dout2_3[31:0];
end
2'b11:
begin
irf_byp_rs1_data_d_l<=~dout3_0;
irf_byp_rs2_data_d_l<=~dout3_1;
irf_byp_rs3_data_d_l<=~dout3_2;
irf_byp_rs3h_data_d_l<=~dout3_3[31:0];
end
endcase
 
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.