OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /t48/tags/rel_1_1/sw/verif/black_box/xch
    from Rev 289 to Rev 292
    Reverse comparison

Rev 289 → Rev 292

/ind_rr/test.asm
0,0 → 1,121
;; *******************************************************************
;; $Id: test.asm,v 1.2 2004-04-04 13:28:33 arniml Exp $
;;
;; Test XCH A, @ Rr.
;; *******************************************************************
 
INCLUDE "cpu.inc"
INCLUDE "pass_fail.inc"
 
testR0R1 MACRO pos
inc r0
inc r1
mov a, @r0
cpl a
add a, #~(1 << pos) & 0FFH
cpl a
jnz fail
mov a, @r1
cpl a
add a, #~(1 << pos) & 0FFH
cpl a
jnz fail
ENDM
 
ORG 0
 
;; Start of test
mov r0, #010H
mov r1, #020H
mov a, #0FEH
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #0FDH
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #0FBH
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #0F7H
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #0EFH
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #0DFH
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #0BFH
mov @r0, a
mov @r1, a
inc r0
inc r1
mov a, #07FH
mov @r0, a
mov @r1, a
 
dec r0
xch a, @r0
dec r0
xch a, @r0
dec r0
xch a, @r0
dec r0
xch a, @r0
dec r0
xch a, @r0
dec r0
xch a, @r0
dec r0
xch a, @r0
mov r0, #017H
xch a, @r0
 
mov a, @r1
dec r1
xch a, @r1
dec r1
xch a, @r1
dec r1
xch a, @r1
dec r1
xch a, @r1
dec r1
xch a, @r1
dec r1
xch a, @r1
dec r1
xch a, @r1
mov r1, #027H
xch a, @r1
 
jmp goon
 
ORG 256
;;
goon: mov r0, #00FH
mov r1, #01FH
testR0R1 1
testR0R1 2
testR0R1 3
testR0R1 4
testR0R1 5
testR0R1 6
testR0R1 7
testR0R1 0
 
pass: PASS
 
fail: FAIL
/rr/test.asm
0,0 → 1,119
;; *******************************************************************
;; $Id: test.asm,v 1.1.1.1 2004-03-25 22:29:18 arniml Exp $
;;
;; Test XCH A, Rr for RB0 and RB1.
;; *******************************************************************
 
INCLUDE "cpu.inc"
INCLUDE "pass_fail.inc"
 
ORG 0
 
;; Start of test
 
;; fill RB0
call fill
 
;; check RB0
call check
 
;; fill RB1
sel rb1
call fill
sel rb0
 
;; clear RB0
call clr_rb0
 
;; check RB1
sel rb1
call check
 
;; check RB0 for all 0
mov r0, #000H
mov r1, #008H
chk0_loop:
mov a, @r0
jnz fail
inc r0
djnz r1, chk0_loop
 
pass: PASS
 
fail: FAIL
 
 
ORG 0300H
 
fill: mov a, #0FEH
mov r0, a
mov a, #0FDH
mov r1, a
mov a, #0FBH
mov r2, a
mov a, #0F7H
mov r3, a
mov a, #0EFH
mov r4, a
mov a, #0DFH
mov r5, a
mov a, #0BFH
mov r6, a
mov a, #07FH
mov r7, a
ret
 
clr_rb0:
mov r0, #007H
clr a
clr_loop:
mov @r0, a
djnz r0, clr_loop
ret
 
check: mov a, r7
xch a, r6
xch a, r5
xch a, r4
xch a, r3
xch a, r2
xch a, r1
xch a, r0
xch a, r7
 
mov a, r0
add a, #(~(0FFH - (1 << 1)) + 1) & 0FFH
jnz fail_p3
 
mov a, r1
add a, #(~(0FFH - (1 << 2)) + 1) & 0FFH
jnz fail_p3
 
mov a, r2
add a, #(~(0FFH - (1 << 3)) + 1) & 0FFH
jnz fail_p3
 
mov a, r3
add a, #(~(0FFH - (1 << 4)) + 1) & 0FFH
jnz fail_p3
 
mov a, r4
add a, #(~(0FFH - (1 << 5)) + 1) & 0FFH
jnz fail_p3
 
mov a, r5
add a, #(~(0FFH - (1 << 6)) + 1) & 0FFH
jnz fail_p3
 
mov a, r6
add a, #(~(0FFH - (1 << 7)) + 1) & 0FFH
jnz fail_p3
 
mov a, r7
add a, #(~(0FFH - (1 << 0)) + 1) & 0FFH
jnz fail_p3
 
ret
 
fail_p3:
FAIL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.