OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /turbo8051/trunk/rtl/core
    from Rev 57 to Rev 61
    Reverse comparison

Rev 57 → Rev 61

/core.v
4,6 → 4,7
// synopsys translate_on
 
 
`include "oc8051_defines.v"
module turbo8051 (
 
reset_n ,
278,6 → 279,9
wire rx_qcnt_inc = (cfg_rx_buf_qbase_addr == wb_xram_adr[15:6]) & wb_xram_stb & wb_xram_wr & wb_xram_ack && (wb_xram_be[3] == 1'b1);
wire rx_qcnt_dec = (cfg_rx_buf_qbase_addr == wb_xram_adr[15:6]) & wb_xram_stb & !wb_xram_wr & wb_xram_ack && (wb_xram_be[3] == 1'b1);
 
assign reg_mac_addr[1:0] = 2'b0;
assign reg_uart_addr[1:0] = 2'b0;
assign reg_spi_addr[1:0] = 2'b0;
//-------------------------------------------
// clock-gen instantiation
//-------------------------------------------
650,8 → 654,6
 
 
 
`include "oc8051_defines.v"
 
oc8051_top u_8051_core (
. wb_rst_i (risc_reset ),
. wb_clk_i (app_clk ),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.