OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /turbo8051/trunk/verif
    from Rev 56 to Rev 57
    Reverse comparison

Rev 56 → Rev 57

/model/oc8051_xrom.v
52,6 → 52,7
//
//
 
`timescale 1ns/1ps
module oc8051_xrom (rst, clk, addr, data, stb_i, cyc_i, ack_o);
 
parameter DELAY=5;
/agents/uart/uart_agent.v
1,3 → 1,6
 
`timescale 1ns/1ps
 
module uart_agent (
test_clk,
sin,
/agents/ethernet/tb_eth_top.v
161,7 → 161,7
mii_collision_counter; // for normal cols
reg mii_SFD_received;
 
reg [31:0] event_file;
// wire [31:0] event_file;
/* MII port instantiations */
/* Comment out unnecessary interfaces to save simulation cycles */
 
/run/filelist_rtl.f
75,6 → 75,7
$TURBO8051_PROJ/rtl/8051/oc8051_int.v
$TURBO8051_PROJ/rtl/8051/oc8051_tc.v
$TURBO8051_PROJ/rtl/8051/oc8051_tc2.v
$TURBO8051_PROJ/rtl/8051/oc8051_rom.v
//$TURBO8051_PROJ/rtl/8051/oc8051_icache.v
//$TURBO8051_PROJ/rtl/8051/oc8051_wb_iinterface.v
$TURBO8051_PROJ/rtl/8051/oc8051_sfr.v
/run/filelist_tb.f
1,4 → 1,4
$TURBO8051_PROJ/verif/tb/tb_top.v
$TURBO8051_PROJ/verif/tb/tb_top.v
########################
# Ethernet Related TB
########################
/run/dat/oc8051_xrom.in
1,248 → 1,257
///
/// created by oc8051 rom maker
/// author: Simon Teran (simont@opencores.org)
///
/// source file: H:\gmac_loopback.hex
/// date: 3/30/2011
/// time: 3:58:34 PM
///
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
02
00
18
12
00
74
80
FE
75
81
31
12
00
EC
E5
82
60
03
02
00
13
79
00
E9
44
00
60
1B
7A
00
90
00
F0
78
07
75
A0
00
E4
93
F2
A3
08
B8
00
02
05
A0
D9
F4
DA
F2
75
A0
FF
E4
78
FF
F6
D8
FD
78
00
E8
44
00
60
0A
79
00
75
A0
00
E4
F3
09
D8
FC
78
07
E8
44
00
60
0C
79
01
90
00
00
E4
F0
A3
D8
FC
D9
FA
02
00
13
90
00
05
E4
F0
A3
F0
E4
F5
30
F5
31
90
A0
30
E0
FC
A3
E0
FD
EC
54
0F
60
F3
90
00
05
E0
FC
A3
E0
FD
8C
06
74
70
4D
FF
90
00
01
EE
F0
A3
EF
F0
74
40
4C
F8
74
70
4D
F9
90
00
03
E8
F0
A3
E9
F0
8E
82
8F
83
E0
FE
A3
E0
FF
A3
E0
FA
A3
E0
FB
88
82
89
83
EE
F0
A3
EF
F0
A3
EA
F0
A3
EB
F0
74
04
2C
FC
E4
3D
FD
90
00
05
74
3F
5C
F0
A3
E4
F0
05
30
E4
B5
30
98
05
31
80
94
75
82
00
22
02
00
08
12
00
64
80
FE
75
81
07
12
00
E3
E5
82
60
03
02
00
03
79
00
E9
44
00
60
1B
7A
00
90
00
E7
78
00
75
A0
08
E4
93
F2
A3
08
B8
00
02
05
A0
D9
F4
DA
F2
75
A0
FF
E4
78
FF
F6
D8
FD
78
00
E8
44
00
60
0A
79
00
75
A0
00
E4
F3
09
D8
FC
78
00
E8
44
08
60
0C
79
08
90
00
00
E4
F0
A3
D8
FC
D9
FA
02
00
03
90
00
00
74
01
F0
7A
01
7B
00
74
F8
2B
40
2A
EA
24
00
FC
EB
34
00
FD
EA
24
FF
FE
EB
34
FF
FF
EE
24
00
F5
82
EF
34
00
F5
83
E0
FE
0E
8C
82
8D
83
EE
F0
0A
BA
00
D4
0B
80
D1
7A
00
7B
00
7C
00
74
F8
2C
40
29
EB
24
00
F5
82
EC
34
00
F5
83
E0
FD
74
01
2B
FE
E4
3C
E4
FF
F8
ED
B5
06
06
E8
B5
07
02
80
03
0A
8A
80
0B
BB
00
D5
0C
80
D2
EA
60
07
75
A0
55
8A
B0
80
06
75
A0
AA
75
B0
AA
80
FE
75
82
00
22
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
FF
/tb/tb_top.v
57,7 → 57,7
reg uart_clk_16x;
 
 
parameter XTAL_CLK_PERIOD = 40; // 25Mhz
parameter XTAL_CLK_PERIOD = 10; // 100MHZ 40; // 25Mhz
parameter APP_CLK_PERIOD = 10;
parameter REF_CLK_125_PERIOD = 8;
parameter REF_CLK_50_PERIOD = 20;
383,6 → 383,7
tb_glbl tb_glbl ();
 
 
`ifdef DUMP_ENABLE
initial begin
if ( $test$plusargs("DUMP") ) begin
$fsdbDumpfile("../dump/test_1.fsdb");
390,6 → 391,7
$fsdbDumpon;
end
end
`endif
 
initial begin
 
/sw/C/run
1,5 → 1,5
#!/bin/tcsh -f
echo $1
sdcc --model-large -I /home/dinesha/download/sdcc/device/include/mcs51 -I /home/dinesha/download/sdcc/device/include/ -L /home/dinesha/download/sdcc/device/lib/build/large -c $1.c
sdcc --model-large -I /home/dinesha/download/sdcc/device/include/mcs51 -I /home/dinesha/download/sdcc/device/include/ -L /home/dinesha/download/sdcc/device/lib/build/large --code-loc 0x10 --data-loc 0x30 --stack-loc 0x20 --xram-loc 0x0000 $1.rel
sdcc --model-large -I /cygdrive/c/Program\ Files/SDCC/bin/sdcc/device/include/mcs51 -I /cygdrive/c/Program\ Files/SDCC/bin/sdcc/device/include/ -L /cygdrive/c/Program\ Files/SDCC/bin/sdcc/device/lib/build/large -c $1.c
sdcc --model-large -I /cygdrive/c/Program\ Files/SDCC/bin/sdcc/device/include/mcs51 -I /cygdrive/c/Program\ Files/SDCC/bin/sdcc/device/include/ -L /cygdrive/c/Program\ Files/SDCC/bin/sdcc/device/lib/build/large --code-loc 0x10 --data-loc 0x30 --stack-loc 0x20 --xram-loc 0x0000 $1.rel
packihx $1.ihx > $1.hex

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.