OpenCores
URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /uart_fpga_slow_control
    from Rev 14 to Rev 15
    Reverse comparison

Rev 14 → Rev 15

/trunk/code/ab_register_rx_handler.vhd
7,7 → 7,7
--
-- unit name: register_rx_handler
--
-- author: Mauro Predonzani (mauro.predonzani@elettra.trieste.it)
-- author: Mauro Predonzani (predmauro@libero.it)
-- Andrea Borga (andrea.borga@nikhef.nl)
--
-- date: 20/02/2009 $: created
/trunk/code/ab_uart_lbus_slave.vhd
8,7 → 8,7
-- unit name: uart_lbus (UART Control)
--
-- author: Andrea Borga (andrea.borga@nikhef.nl)
-- Mauro Predonzani (mauro.predonzani@elettra.trieste.it)
-- Mauro Predonzani (predmauro@libero.it)
--
-- date: $26/01/2009 $: created
--
/trunk/code/ab_uart_16550_wrapper.vhd
8,7 → 8,7
-- unit name: UART_16550_wrapper
--
-- author: Andrea Borga (andrea.borga@nikhef.it)
-- Mauro Predonzani (mauro.predonzani@elettra.trieste.it)
-- Mauro Predonzani (predmauro@libero.it)
--
-- date: $26/01/2009 $: created
--
/trunk/code/ab_register_tx_handler.vhd
7,7 → 7,7
--
-- unit name: register_tx_handler
--
-- author: Mauro Predonzani (mauro.predonzani@elettra.trieste.it)
-- author: Mauro Predonzani (predmauro@libero.it)
--
-- date: 20/02/2009 $: created
--

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.