OpenCores
URL https://opencores.org/ocsvn/v586/v586/trunk

Subversion Repositories v586

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /v586/trunk
    from Rev 35 to Rev 36
    Reverse comparison

Rev 35 → Rev 36

/rtl/notech/notech_reg.v
0,0 → 1,5
module notech_reg (CP,CD,D,Q);
input CP,CD,D;
output reg Q;
always @(posedge CP or negedge CD) if (CD==0) Q <= 0; else Q<=D;
endmodule
/rtl/notech/notech_nor2.v
0,0 → 1,5
module notech_nor2 (A,B,Z);
input A,B;
output Z;
assign Z=~(A|B);
endmodule
/rtl/notech/notech_nor4.v
0,0 → 1,5
module notech_nor4 (A,B,C,D,Z);
input A,B,C,D;
output Z;
assign Z=~((A|B)|(D|C));
endmodule
/rtl/notech/notech_ao3.v
0,0 → 1,5
module notech_ao3 (A,B,C,Z);
input A,B,C;
output Z;
assign Z=A&B&~C;
endmodule
/rtl/notech/notech_ao4.v
0,0 → 1,5
module notech_ao4 (A,B,C,D,Z);
input A,B,C,D;
output Z;
assign Z=(A|B)&(D|C);
endmodule
/rtl/notech/notech_and2.v
0,0 → 1,5
module notech_and2 (A,B,Z);
input A,B;
output Z;
assign Z=A&B;
endmodule
/rtl/notech/notech_and3.v
0,0 → 1,5
module notech_and3 (A,B,C,Z);
input A,B,C;
output Z;
assign Z=A&B&C;
endmodule
/rtl/notech/notech_and4.v
0,0 → 1,5
module notech_and4 (A,B,C,D,Z);
input A,B,C,D;
output Z;
assign Z=A&B&C&D;
endmodule
/rtl/notech/notech_reg_set.v
0,0 → 1,6
module notech_reg_set (CP,SD,D,Q);
input CP,SD,D;
output reg Q;
always @(posedge CP or negedge SD) if (SD==0) Q <= 1; else Q<=D;
endmodule
 
/rtl/notech/notech_xor2.v
0,0 → 1,5
module notech_xor2 (A,B,Z);
input A,B;
output Z;
assign Z=A^B;
endmodule
/rtl/notech/notech_mux2.v
0,0 → 1,5
module notech_mux2 (A,B,Z,S);
input A,B,S;
output Z;
assign Z = S ? B: A;
endmodule
/rtl/notech/notech_inv.v
0,0 → 1,5
module notech_inv (A,Z);
input A;
output Z;
assign Z=~A;
endmodule
/rtl/notech/notech_mux4.v
0,0 → 1,8
module notech_mux4 (S0,S1,A,B,C,D,Z);
input S0,S1,A,B,C,D;
output Z;
wire int1,int2;
assign int1 = S0 ? B:A;
assign int2 = S0 ? D:C;
assign Z=S1 ? int2 : int1;
endmodule
/rtl/notech/notech_nao3.v
0,0 → 1,5
module notech_nao3 (A,B,C,Z);
input A,B,C;
output Z;
assign Z=~(A&B&~C);
endmodule
/rtl/notech/notech_nao4.v
0,0 → 1,5
module notech_nao4 (A,B,C,D,Z);
input A,B,C,D;
output Z;
assign Z=~((A|B)&(D|C));
endmodule
/rtl/notech/notech_or2.v
0,0 → 1,5
module notech_or2 (A,B,Z);
input A,B;
output Z;
assign Z=A|B;
endmodule
/rtl/notech/notech_nand2.v
0,0 → 1,5
module notech_nand2 (A,B,Z);
input A,B;
output Z;
assign Z=~(A&B);
endmodule
/rtl/notech/notech_nand3.v
0,0 → 1,5
module notech_nand3 (A,B,C,Z);
input A,B,C;
output Z;
assign Z=~(A&B&C);
endmodule
/rtl/notech/notech_or4.v
0,0 → 1,5
module notech_or4 (A,B,C,D,Z);
input A,B,C,D;
output Z;
assign Z=(A|B)|(D|C);
endmodule
/rtl/notech/notech_fa2.v
0,0 → 1,5
module notech_fa2 (A,B,Z,CI,CO);
input A,B,CI;
output Z,CO;
assign {CO,Z}=A+B+CI;
endmodule
/rtl/notech/notech_ha2.v
0,0 → 1,5
module notech_ha2 (A,B,Z,CO);
input A,B;
output Z,CO;
assign {CO,Z}=A+B;
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.