OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /versatile_mem_ctrl/trunk/syn/altera
    from Rev 83 to Rev 84
    Reverse comparison

Rev 83 → Rev 84

/bin/versatile_memory_controller.sdc
69,9 → 69,6
create_clock -name {wb_clk[*]} -period $wb_clk_period [get_ports {wb_clk[*]}]
create_clock -name {sdram_clk} -period $sdram_clk_period [get_ports {sdram_clk}]
 
# DQS used as clock
#create_clock -name {dqs_n_pad_io[0]} -period $sdram_clk_period [get_ports {dqs_n_pad_io[0]}]
 
# Virtual clocks
#create_clock -name {v_wb_clk_in} -period $wb_clk_period
#create_clock -name {v_wb_clk_out} -period $wb_clk_period

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.