OpenCores
URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /versatile_mem_ctrl
    from Rev 17 to Rev 18
    ↔ Reverse comparison
  •

Rev 17 → Rev 18

/trunk/bench/Makefile
1,12 → 1,25
wb:
all: wb0.v wb1.v wb4.v wb0_ddr.v wb1_ddr.v wb4_ddr.v tb_top.v
 
wb0.v: wb0.fzm
perl fizzim.pl < wb0.fzm > wb0.v
 
wb1.v: wb1.fzm
perl fizzim.pl < wb1.fzm > wb1.v
 
wb4.v: wb4.fzm
perl fizzim.pl < wb4.fzm > wb4.v
 
wb0_ddr.v: wb0_ddr.fzm
perl fizzim.pl < wb0_ddr.fzm > wb0_ddr.v
 
wb1_ddr.v: wb1_ddr.fzm
perl fizzim.pl < wb1_ddr.fzm > wb1_ddr.v
 
wb4_ddr.v: wb4_ddr.fzm
perl fizzim.pl < wb4_ddr.fzm > wb4_ddr.v
 
tb:
tb_top.v: tb.v ../rtl/verilog/versatile_mem_ctrl_defines.v
vppreproc --simple tb.v > tb_top.v
 
all: wb tb
clean:
rm -rf wb*.v tb_top.v
/trunk/rtl/verilog/Makefile
1,52 → 1,70
svn_export:
svn_export: versatile_fifo_dual_port_ram.v versatile_fifo_async_cmp.v lfsr_polynom.v versatile_counter.v
 
versatile_fifo_dual_port_ram.v:
svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_dual_port_ram.v
 
versatile_fifo_async_cmp.v:
svn export http://opencores.org/ocsvn/versatile_fifo/versatile_fifo/trunk/rtl/verilog/versatile_fifo_async_cmp.v
 
lfsr_polynom.v:
svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/lfsr_polynom.v
 
versatile_counter.v:
svn export http://opencores.org/ocsvn/versatile_counter/versatile_counter/trunk/rtl/verilog/versatile_counter.v
 
dual_port_ram:
 
versatile_fifo_dual_port_ram_dc_dw.v: versatile_fifo_dual_port_ram.v
vppreproc +define+TYPE+"dc_dw" +define+DC +define+DW +define+DATA_WIDTH+36 +define+ADDR_WIDTH+8 --simple versatile_fifo_dual_port_ram.v > versatile_fifo_dual_port_ram_dc_dw.v
 
fifo_adr_counter:
fifo_adr_counter.v: versatile_counter.v fifo_adr_counter_defines.v
cp fifo_adr_counter_defines.v versatile_counter_defines.v
vpp versatile_counter.v > tmp1.v
vppreproc --simple tmp1.v | cat copyright.v - > fifo_adr_counter.v
 
ctrl_counter:
ctrl_counter.v: versatile_counter.v ctrl_counter_defines.v
cp ctrl_counter_defines.v versatile_counter_defines.v
vpp versatile_counter.v > tmp1.v
vppreproc --simple tmp1.v | cat copyright.v - > ctrl_counter.v
 
fifo_fill_fsm:
fifo_fill.v: fifo_fill.fzm
perl fizzim.pl -encoding onehot < fifo_fill.fzm > fifo_fill.v
 
sdr_16:
sdr_16.v: sdr_16.fzm
perl fizzim.pl -encoding onehot < sdr_16.fzm > tmp1.v
vppreproc --simple tmp1.v > sdr_16.v
 
ddr_16:
ddr_16.v: ddr_16.fzm
perl fizzim.pl -encoding onehot < ddr_16.fzm > tmp1.v
vppreproc --simple tmp1.v > ddr_16.v
 
ref_counter:
ref_counter.v: versatile_counter.v ref_counter_defines.v
cp ref_counter_defines.v versatile_counter_defines.v
vpp versatile_counter.v > tmp1.v
vppreproc --simple tmp1.v | cat copyright.v - > ref_counter.v
 
delay_counter:
ref_delay_counter.v: versatile_counter.v ref_delay_counter_defines.v
cp ref_delay_counter_defines.v versatile_counter_defines.v
vpp versatile_counter.v > tmp1.v
vppreproc --simple tmp1.v | cat copyright.v - > ref_delay_counter.v
 
pre_delay_counter.v: versatile_counter.v pre_delay_counter_defines.v
cp pre_delay_counter_defines.v versatile_counter_defines.v
vpp versatile_counter.v > tmp1.v
vppreproc --simple tmp1.v | cat copyright.v - > pre_delay_counter.v
 
burst_length_counter.v : versatile_counter.v burst_length_counter_defines.v
cp burst_length_counter_defines.v versatile_counter_defines.v
vpp versatile_counter.v > tmp1.v
vppreproc --simple tmp1.v | cat copyright.v - > burst_length_counter.v
 
versatile_mem_ctrl:
versatile_mem_ctrl_ip.v: versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v fifo_fill.v inc_adr.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v versatile_mem_ctrl_top.v
cat versatile_fifo_async_cmp.v versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo.v fifo_fill.v inc_adr.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v sdr_16.v ddr_16.v delay.v ddr_ff.v dcm_pll.v versatile_mem_ctrl_top.v | cat copyright.v - > versatile_mem_ctrl_ip.v
 
all: dual_port_ram fifo_adr_counter ctrl_counter fifo_fill_fsm sdr_16 ddr_16 ref_counter delay_counter versatile_mem_ctrl
all: svn_export versatile_fifo_dual_port_ram_dc_dw.v fifo_adr_counter.v ctrl_counter.v fifo_fill.v sdr_16.v ddr_16.v ref_counter.v ref_delay_counter.v pre_delay_counter.v burst_length_counter.v versatile_mem_ctrl_ip.v
 
clean:
rm -rf versatile_fifo_dual_port_ram_dc_dw.v versatile_fifo_async_cmp.v lfsr_polynom.v versatile_counter.v
rm -rf fifo_fill.v sdr_16.v ddr_16.v
rm -rf *_counter.v
rm -rf *~
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.