OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /virtex7_pcie_dma
    from Rev 3 to Rev 4
    Reverse comparison

Rev 3 → Rev 4

/trunk/documentation/pcie_dma_core.pdf
2485,21 → 2485,28
endstream
endobj
352 0 obj
<</Length 1848 /Filter/FlateDecode>>
<</Length 1844 /Filter/FlateDecode>>
stream
 
-b".KMCQ;fz{wk; -0Q`88CJ -K6!MCd-|A~uo2 I喒Haz Ǭ&"Hgb1ӽc? _[` $Hf[Z!v$ -!.;w%~I::n>owNq>mÅտ5MV`itxNj1 -s(mD*Fɍu -zu\[s q 怎)d\jޕn ll`u_eU͙|j6;ntyAlffjqyˍeVLͻ@ :'gLt@uUGu-D}]s}خ0^d-x൦k:D903c2Fԗ 0 ``w`Z@SZ@NW o-u`*bMp"?h8PQ!ܞ_XR_)G?k{ 亖۳- 2h゠ py)pՄ&tXk {',κS=_g<m*H[0t\GV -fu$Q8!TDV -]4MDRW6Y\$s":? FL8<^E`Å^Duwo.Ul+z# 0QO"cY,iwX`[ BX,hީbỿ )^SD뺿>#Qԇ>tҿ[:w갞|/|jxոZD7M4lbI1~]B0R?G3 +xڭ[r6+xb vyrۙaU +RX2+ b!p5GD=2Rl&B#scABBG@h4mr(^b>D6Ӣ\n  ҂XS Qp + +2q,yaq1X 1ưQ9 +ЫǸZzI0ÆWgKjxS=3W\_>0wl>+ib=ƶeҫ.SW`Di3&Rq<> +/CreationDate (D:20150109152121+01'00')/ModDate (D:20150109152121+01'00')/Trapped/False/PTEX.Fullbanner (This is LuaTeX, Version beta-0.76.0-2013121407 (TeX Live 2013/dev/Debian) (rev 4627) (TeX Live 2013/dev/Debian) kpathsea version 6.1.1)>> endobj 477 0 obj <> @@ -3340,26 +3347,30 @@ endstream endobj 487 0 obj -< <14EAE95DA02F6A9E3358C4AF4A62C1EC>]/Length 1213 /Filter/FlateDecode>> +< <34C7E45B0A5DAF7203AD53D36A1F35AE>]/Length 1213 /Filter/FlateDecode>> stream -xKlUUϺ{ Z-G[ՖKB[ -B#!1D ԑ/HdNv4+1đ8J&hb #|^~}I$A-%Iw%&22 -kƬf̱wVaq)\;]2i^m3jbي -י=$mXc -1o8ֱo4mBK} >mw /XśV#9Fr ,7Sxכ-;^]l+JcLV˽nm햿|/g:w[҇ -cǢE?{!-]3*?w}*:aNh -Hr$[qJ92gU`˜U-seNJa0;xK +`3^i­ 846Ramp͠P1A & Vfف'3̶( $jgQZhi#{A;.@70apq0 N@<Fi0ӝfqYzu:bL5cVP3.wV5aq9\;]6k|4_fųja٪ +>h +FZ +qvJ>i ++J.rEK^H(dliL9:k  +TwׂElMZ +Jd +X^ZV|Z$98fʜi*seΪ92VRȎn~?JK endstream endobj startxref -475863 +475859 %%EOF
/trunk/documentation/testing.tex
87,7 → 87,7
\hline
\textbf{Offset} & \textbf{Description} &\textbf{Bits}&\textbf{Direction}& \textbf{Fields}\\
\hline
0x000 & Interruput vector 0 & [63:0] & R/W & Interrupt Address \\
0x000 & Interrupt vector 0 & [63:0] & R/W & Interrupt Address \\
& & [95:64] & R/W & Interrupt Data \\
& & [127:96] & R/W & Interrupt Control\\
\hline
95,7 → 95,7
.. & ... & [95:64] & R/W & Interrupt Data \\
0x060 & & [127:96] & R/W & Interrupt Control\\
\hline
0x070 & Interruput vector 7& [63:0] & R/W & Interrupt Address \\
0x070 & Interrupt vector 7& [63:0] & R/W & Interrupt Address \\
& & [95:64] & R/W & Interrupt Data \\
& & [127:96] & R/W & Interrupt Control\\
\hline

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.