URL
https://opencores.org/ocsvn/wb4pb/wb4pb/trunk
Subversion Repositories wb4pb
Compare Revisions
- This comparison shows the changes necessary to convert path
/wb4pb/trunk/sim
- from Rev 14 to Rev 15
- ↔ Reverse comparison
Rev 14 → Rev 15
/hdl/picoblaze_wb_uart_tb.vhd
0,0 → 1,90
-------------------------------------------------------------------------------- |
-- This sourcecode is released under BSD license. |
-- Please see http://www.opensource.org/licenses/bsd-license.php for details! |
-------------------------------------------------------------------------------- |
-- |
-- Copyright (c) 2010, Stefan Fischer <Ste.Fis@OpenCores.org> |
-- All rights reserved. |
-- |
-- Redistribution and use in source and binary forms, with or without |
-- modification, are permitted provided that the following conditions are met: |
-- |
-- * Redistributions of source code must retain the above copyright notice, |
-- this list of conditions and the following disclaimer. |
-- * Redistributions in binary form must reproduce the above copyright notice, |
-- this list of conditions and the following disclaimer in the documentation |
-- and/or other materials provided with the distribution. |
-- * Neither the name of the author nor the names of his contributors may be |
-- used to endorse or promote products derived from this software without |
-- specific prior written permission. |
-- |
-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
-- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
-- ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE |
-- LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
-- CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
-- SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
-- INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
-- CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
-- POSSIBILITY OF SUCH DAMAGE. |
-- |
-------------------------------------------------------------------------------- |
-- filename: picoblaze_wb_uart_tb.vhd |
-- description: testbench for picoblaze_wb_uart example |
-- todo4user: modify stimulus as needed |
-- version: 0.0.0 |
-- changelog: - 0.0.0, initial release |
-- - ... |
-------------------------------------------------------------------------------- |
|
|
library ieee; |
use ieee.std_logic_1164.all; |
|
|
entity picoblaze_wb_uart_tb is |
end picoblaze_wb_uart_tb; |
|
|
architecture behavioral of picoblaze_wb_uart_tb is |
|
component picoblaze_wb_uart is |
port |
( |
p_rst_n_i : in std_logic; |
p_clk_i : in std_logic; |
|
p_uart_rx_si_i : in std_logic; |
p_uart_tx_so_o : out std_logic |
); |
end component; |
|
signal rst_n : std_logic := '0'; |
signal clk : std_logic := '1'; |
|
signal uart_rx_si : std_logic := '0'; |
signal uart_tx_so : std_logic := '0'; |
|
constant PERIOD : time := 20 ns; |
|
begin |
|
rst_n <= '1' after PERIOD*2; |
clk <= not clk after PERIOD/2; |
|
-- simple serial loopback |
uart_rx_si <= uart_tx_so; |
|
dut : picoblaze_wb_uart |
port map |
( |
p_rst_n_i => rst_n, |
p_clk_i => clk, |
|
p_uart_rx_si_i => uart_rx_si, |
p_uart_tx_so_o => uart_tx_so |
); |
|
end behavioral; |
/hdl/picoblaze_wb_uart_tb.v
0,0 → 1,76
//////////////////////////////////////////////////////////////////////////////// |
// This sourcecode is released under BSD license. |
// Please see http://www.opensource.org/licenses/bsd-license.php for details! |
//////////////////////////////////////////////////////////////////////////////// |
// |
// Copyright (c) 2010, Stefan Fischer <Ste.Fis@OpenCores.org> |
// All rights reserved. |
// |
// Redistribution and use in source and binary forms, with or without |
// modification, are permitted provided that the following conditions are met: |
// |
// * Redistributions of source code must retain the above copyright notice, |
// this list of conditions and the following disclaimer. |
// * Redistributions in binary form must reproduce the above copyright notice, |
// this list of conditions and the following disclaimer in the documentation |
// and/or other materials provided with the distribution. |
// * Neither the name of the author nor the names of his contributors may be |
// used to endorse or promote products derived from this software without |
// specific prior written permission. |
// |
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE |
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
// POSSIBILITY OF SUCH DAMAGE. |
// |
//////////////////////////////////////////////////////////////////////////////// |
// filename: picoblaze_wb_uart_tb.v |
// description: testbench for picoblaze_wb_uart example |
// todo4user: modify stimulus as needed |
// version: 0.0.0 |
// changelog: - 0.0.0, initial release |
// - ... |
//////////////////////////////////////////////////////////////////////////////// |
|
|
`uselib lib = unisims_ver |
|
`timescale 1 ns / 1 ps |
|
|
module picoblaze_wb_uart_tb; |
|
reg rst_n; |
reg clk; |
|
wire uart_rx_si; |
wire uart_tx_so; |
|
parameter PERIOD = 20; |
|
initial begin |
clk = 1'b1; |
rst_n = 1'b0; |
#(PERIOD*2) rst_n = 1'b1; |
end |
always #(PERIOD/2) clk = ! clk; |
|
// simple serial loopback |
assign uart_rx_si = uart_tx_so; |
|
picoblaze_wb_uart dut ( |
.p_rst_n_i(rst_n), |
.p_clk_i(clk), |
|
.p_uart_rx_si_i(uart_rx_si), |
.p_uart_tx_so_o(uart_tx_so) |
); |
|
endmodule |