OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /altor32/trunk
    from Rev 17 to Rev 18
    Reverse comparison

Rev 17 → Rev 18

/rtl/core_pipelined/altor32.v
967,7 → 967,7
`INST_OR32_SFGEUI: // l.sfgeui
begin
if (v_reg_ra >= v_imm_uint32)
if (v_reg_ra >= v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
999,7 → 999,7
`INST_OR32_SFGTUI: // l.sfgtui
begin
if (v_reg_ra > v_imm_uint32)
if (v_reg_ra > v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
1031,7 → 1031,7
`INST_OR32_SFLEUI: // l.sfleui
begin
if (v_reg_ra <= v_imm_uint32)
if (v_reg_ra <= v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
1063,7 → 1063,7
`INST_OR32_SFLTUI: // l.sfltui
begin
if (v_reg_ra < v_imm_uint32)
if (v_reg_ra < v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
/rtl/core_simple/altor32.v
763,7 → 763,7
`INST_OR32_SFGEUI: // l.sfgeui
begin
if (v_reg_ra >= v_imm_uint32)
if (v_reg_ra >= v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
795,7 → 795,7
`INST_OR32_SFGTUI: // l.sfgtui
begin
if (v_reg_ra > v_imm_uint32)
if (v_reg_ra > v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
827,7 → 827,7
`INST_OR32_SFLEUI: // l.sfleui
begin
if (v_reg_ra <= v_imm_uint32)
if (v_reg_ra <= v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
859,7 → 859,7
`INST_OR32_SFLTUI: // l.sfltui
begin
if (v_reg_ra < v_imm_uint32)
if (v_reg_ra < v_imm_int32)
v_sr[`OR32_SR_F] = 1'b1;
else
v_sr[`OR32_SR_F] = 1'b0;
/or32-sim/or32.cpp
575,7 → 575,7
r_sr &=~OR32_SR_F_BIT;
break;
case INST_OR32_SFGEUI: // l.sfgeui
if (v_reg_ra >= v_imm_uint32)
if (v_reg_ra >= v_imm_int32)
r_sr |= OR32_SR_F_BIT;
else
r_sr &=~OR32_SR_F_BIT;
599,7 → 599,7
r_sr &=~OR32_SR_F_BIT;
break;
case INST_OR32_SFGTUI: // l.sfgtui
if (v_reg_ra > v_imm_uint32)
if (v_reg_ra > v_imm_int32)
r_sr |= OR32_SR_F_BIT;
else
r_sr &=~OR32_SR_F_BIT;
623,7 → 623,7
r_sr &=~OR32_SR_F_BIT;
break;
case INST_OR32_SFLEUI: // l.sfleui
if (v_reg_ra <= v_imm_uint32)
if (v_reg_ra <= v_imm_int32)
r_sr |= OR32_SR_F_BIT;
else
r_sr &=~OR32_SR_F_BIT;
647,7 → 647,7
r_sr &=~OR32_SR_F_BIT;
break;
case INST_OR32_SFLTUI: // l.sfltui
if (v_reg_ra < v_imm_uint32)
if (v_reg_ra < v_imm_int32)
r_sr |= OR32_SR_F_BIT;
else
r_sr &=~OR32_SR_F_BIT;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.