URL
https://opencores.org/ocsvn/cop/cop/trunk
Subversion Repositories cop
Compare Revisions
- This comparison shows the changes necessary to convert path
/cop
- from Rev 8 to Rev 7
- ↔ Reverse comparison
Rev 8 → Rev 7
/trunk/rtl/verilog/cop_wb_bus.v
109,16 → 109,16
always @* |
case ({eight_bit_bus, wb_adr_i}) // synopsys parallel_case |
// 8 bit Bus, 8 bit Granularity |
4'b1_000: rd_data_mux = read_regs[ 7: 0]; // 8 bit read address 0 |
4'b1_001: rd_data_mux = read_regs[15: 8]; // 8 bit read address 1 |
4'b1_010: rd_data_mux = read_regs[23:16]; // 8 bit read address 2 |
4'b1_011: rd_data_mux = read_regs[31:24]; // 8 bit read address 3 |
4'b1_100: rd_data_mux = read_regs[39:32]; // 8 bit read address 4 |
4'b1_101: rd_data_mux = read_regs[47:40]; // 8 bit read address 5 |
4'b1_000: rd_data_mux <= read_regs[ 7: 0]; // 8 bit read address 0 |
4'b1_001: rd_data_mux <= read_regs[15: 8]; // 8 bit read address 1 |
4'b1_010: rd_data_mux <= read_regs[23:16]; // 8 bit read address 2 |
4'b1_011: rd_data_mux <= read_regs[31:24]; // 8 bit read address 3 |
4'b1_100: rd_data_mux <= read_regs[39:32]; // 8 bit read address 4 |
4'b1_101: rd_data_mux <= read_regs[47:40]; // 8 bit read address 5 |
// 16 bit Bus, 16 bit Granularity |
4'b0_000: rd_data_mux = read_regs[15: 0]; // 16 bit read access address 0 |
4'b0_001: rd_data_mux = read_regs[31:16]; |
4'b0_010: rd_data_mux = read_regs[47:32]; |
4'b0_000: rd_data_mux <= read_regs[15: 0]; // 16 bit read access address 0 |
4'b0_001: rd_data_mux <= read_regs[31:16]; |
4'b0_010: rd_data_mux <= read_regs[47:32]; |
endcase |
|
// generate wishbone write register strobes -- one hot if 8 bit bus |