OpenCores
URL https://opencores.org/ocsvn/ecg/ecg/trunk

Subversion Repositories ecg

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /ecg
    from Rev 7 to Rev 8
    Reverse comparison

Rev 7 → Rev 8

/trunk/synthesis/result.xls Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream
trunk/synthesis/result.xls Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: trunk/synthesis/xilinx/constraints.ucf =================================================================== --- trunk/synthesis/xilinx/constraints.ucf (nonexistent) +++ trunk/synthesis/xilinx/constraints.ucf (revision 8) @@ -0,0 +1,4 @@ + +#Created by Constraints Editor (xc4vlx200-ff1513-11) - 2012/01/16 +NET "clk" TNM_NET = clk; +TIMESPEC TS_clk = PERIOD "clk" 10 ns HIGH 50%; Index: trunk/synthesis/xilinx/point_scalar_mult.prj =================================================================== --- trunk/synthesis/xilinx/point_scalar_mult.prj (nonexistent) +++ trunk/synthesis/xilinx/point_scalar_mult.prj (revision 8) @@ -0,0 +1,4 @@ +verilog work "rtl/fun.v" +verilog work "rtl/f3.v" +verilog work "rtl/f3m.v" +verilog work "rtl/ecg.v" Index: trunk/synthesis/xilinx/point_add.prj =================================================================== --- trunk/synthesis/xilinx/point_add.prj (nonexistent) +++ trunk/synthesis/xilinx/point_add.prj (revision 8) @@ -0,0 +1,4 @@ +verilog work "rtl/fun.v" +verilog work "rtl/f3.v" +verilog work "rtl/f3m.v" +verilog work "rtl/ecg.v" Index: trunk/synthesis/xilinx/point_scalar_mult.xst =================================================================== --- trunk/synthesis/xilinx/point_scalar_mult.xst (nonexistent) +++ trunk/synthesis/xilinx/point_scalar_mult.xst (revision 8) @@ -0,0 +1,59 @@ +set -tmpdir "xst/projnav.tmp" +set -xsthdpdir "xst" +run +-ifn point_scalar_mult.prj +-ifmt mixed +-ofn point_scalar_mult +-ofmt NGC +-p xc4vlx200-11-ff1513 +-top point_scalar_mult +-opt_mode Speed +-opt_level 1 +-power NO +-iuc NO +-keep_hierarchy No +-netlist_hierarchy As_Optimized +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator / +-bus_delimiter <> +-case Maintain +-slice_utilization_ratio 100 +-bram_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style LUT +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract Yes +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-auto_bram_packing NO +-mux_extract Yes +-resource_sharing YES +-async_to_sync NO +-use_dsp48 Auto +-iobuf YES +-max_fanout 100000 +-bufg 32 +-bufr 48 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob Auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 Index: trunk/synthesis/xilinx/point_add.xst =================================================================== --- trunk/synthesis/xilinx/point_add.xst (nonexistent) +++ trunk/synthesis/xilinx/point_add.xst (revision 8) @@ -0,0 +1,59 @@ +set -tmpdir "xst/projnav.tmp" +set -xsthdpdir "xst" +run +-ifn point_add.prj +-ifmt mixed +-ofn point_add +-ofmt NGC +-p xc4vlx200-11-ff1513 +-top point_add +-opt_mode Speed +-opt_level 1 +-power NO +-iuc NO +-keep_hierarchy No +-netlist_hierarchy As_Optimized +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator / +-bus_delimiter <> +-case Maintain +-slice_utilization_ratio 100 +-bram_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style LUT +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract Yes +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-auto_bram_packing NO +-mux_extract Yes +-resource_sharing YES +-async_to_sync NO +-use_dsp48 Auto +-iobuf YES +-max_fanout 100000 +-bufg 32 +-bufr 48 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob Auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.