OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 204 to Rev 205
    Reverse comparison

Rev 204 → Rev 205

/trunk/sim/rtl_sim/modelsim_sim/run/tb_eth.do
41,9 → 41,12
#/ CVS Revision History
#/
#/ $Log: not supported by cvs2svn $
#/ Revision 1.1 2002/09/17 19:10:17 mohor
#/ Macro for testbench (DO file).
#/
#/
#/
#/
 
vlog -reportprogress 300 -work work {../../../../rtl/verilog/eth_clockgen.v}
vlog -reportprogress 300 -work work {../../../../rtl/verilog/eth_crc.v}
81,20 → 84,18
vlog -reportprogress 300 -work work {../../../../bench/verilog/wb_slave_behavioral.v}
 
 
 
 
 
 
# If you use define ETH_XILINX_RAMB4 switched on, then uncomment the following lines
# vlog -reportprogress 300 -work work {C:/Xilinx/verilog/src/glbl.v}
# vlog -reportprogress 300 -work work {C:/Xilinx/verilog/src/unisims/RAMB4_S16.v}
 
# If you use define ETH_VIRTUAL_SILICON_RAM switched on, then uncomment the following lines
vlog -reportprogress 300 -work work {../../../../../vs_rams/018/vs_hdsp_256x32.v}
 
# If you use define ETH_XILINX_RAMB4 switched on, then uncomment the following lines
# !ETH_XILINX_RAMB4
vsim work.tb_ethernet
# ETH_XILINX_RAMB4
#vsim work.glbl work.tb_ethernet
# vsim work.glbl work.tb_ethernet
 
 
run -all

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.