OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /ethmac
    from Rev 357 to Rev 358
    Reverse comparison

Rev 357 → Rev 358

/trunk/rtl/verilog/eth_spram_256x32.v
76,7 → 76,7
 
module eth_spram_256x32(
// Generic synchronous single-port RAM interface
clk, rst, ce, we, oe, addr, di, do
clk, rst, ce, we, oe, addr, di, dato
 
`ifdef ETH_BIST
,
100,7 → 100,7
input oe; // Output enable input, active high
input [7:0] addr; // address bus inputs
input [31:0] di; // input data bus
output [31:0] do; // output data bus
output [31:0] dato; // output data bus
 
`ifdef ETH_BIST
input mbist_si_i; // bist scan serial in
134,7 → 134,7
 
RAMB4_S8 ram0
(
.DO (do[7:0]),
.DO (dato[7:0]),
.ADDR ({1'b0, addr}),
.DI (di[7:0]),
.EN (ce),
145,7 → 145,7
 
RAMB4_S8 ram1
(
.DO (do[15:8]),
.DO (dato[15:8]),
.ADDR ({1'b0, addr}),
.DI (di[15:8]),
.EN (ce),
156,7 → 156,7
 
RAMB4_S8 ram2
(
.DO (do[23:16]),
.DO (dato[23:16]),
.ADDR ({1'b0, addr}),
.DI (di[23:16]),
.EN (ce),
167,7 → 167,7
 
RAMB4_S8 ram3
(
.DO (do[31:24]),
.DO (dato[31:24]),
.ADDR ({1'b0, addr}),
.DI (di[31:24]),
.EN (ce),
192,7 → 192,7
.OEN (!oe),
.ADR (addr),
.DI (di),
.DOUT (do)
.DOUT (dato)
 
`ifdef ETH_BIST
,
220,7 → 220,7
.OEN (!oe),
.A (addr),
.D (di),
.Q (do)
.Q (dato)
 
`ifdef ETH_BIST
,
240,7 → 240,7
.wren (ce & we),
.clock (clk),
.data (di),
.q (do)
.q (dato)
); //exemplar attribute altera_spram_256x32_inst NOOPT TRUE
 
`else // !ETH_ALTERA_ALTSYNCRAM
262,7 → 262,7
//
// Data output drivers
//
assign do = (oe & ce) ? q : {32{1'bz}};
assign dato = (oe & ce) ? q : {32{1'bz}};
 
//
// RAM read and write
/trunk/rtl/verilog/eth_wishbone.v
704,7 → 704,7
.oe (ram_oe),
.addr (ram_addr),
.di (ram_di),
.do (ram_do)
.dato (ram_do)
`ifdef ETH_BIST
,
.mbist_si_i (mbist_si_i),

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.