URL
https://opencores.org/ocsvn/ethmac/ethmac/trunk
Subversion Repositories ethmac
Compare Revisions
- This comparison shows the changes necessary to convert path
/
- from Rev 63 to Rev 64
- ↔ Reverse comparison
Rev 63 → Rev 64
/trunk/rtl/verilog/eth_wishbone.v
41,6 → 41,9
// CVS Revision History |
// |
// $Log: not supported by cvs2svn $ |
// Revision 1.10 2002/02/15 12:17:39 mohor |
// RxStartFrm cleared when abort or retry comes. |
// |
// Revision 1.9 2002/02/15 11:59:10 mohor |
// Changes that were lost when updating from 1.5 to 1.8 fixed. |
// |
277,6 → 280,7
|
reg WriteRxDataToFifo; |
reg [15:0] LatchedRxLength; |
reg RxAbortLatched; |
|
reg ShiftEnded; |
reg RxOverrun; |
1676,10 → 1680,22
end |
|
|
always @ (posedge MRxClk or posedge Reset) |
begin |
if(Reset) |
RxAbortLatched <=#Tp 1'b0; |
else |
if(RxAbort) |
RxAbortLatched <=#Tp 1'b1; |
else |
if(RxStartFrm) |
RxAbortLatched <=#Tp 1'b0; |
end |
|
|
|
|
|
// Interrupts |
assign TxB_IRQ = 1'b0; |
assign TxE_IRQ = 1'b0; |
1690,12 → 1706,13
|
|
reg LoadStatusBlocked; |
|
always @ (posedge MRxClk or posedge Reset) |
begin |
if(Reset) |
LoadStatusBlocked <=#Tp 1'b0; |
else |
if(LoadRxStatus) |
if(LoadRxStatus & ~RxAbortLatched) |
LoadStatusBlocked <=#Tp 1'b1; |
else |
if(RxStatusWrite_rck) |
1708,7 → 1725,7
if(Reset) |
LatchedRxLength[15:0] <=#Tp 16'h0; |
else |
if(LoadRxStatus & ~LoadStatusBlocked) |
if(LoadRxStatus & ~RxAbortLatched & ~LoadStatusBlocked) |
LatchedRxLength[15:0] <=#Tp RxLength[15:0]; |
end |
|
1720,7 → 1737,7
if(Reset) |
RxStatusInLatched <=#Tp 'h0; |
else |
if(LoadRxStatus & ~LoadStatusBlocked) |
if(LoadRxStatus & ~RxAbortLatched & ~LoadStatusBlocked) |
RxStatusInLatched <=#Tp RxStatusIn; |
end |
|
/trunk/rtl/verilog/eth_macstatus.v
41,6 → 41,9
// CVS Revision History |
// |
// $Log: not supported by cvs2svn $ |
// Revision 1.6 2002/02/11 09:18:21 mohor |
// Tx status is written back to the BD. |
// |
// Revision 1.5 2002/02/08 16:21:54 mohor |
// Rx status is written back to the BD. |
// |
374,7 → 377,7
if(Reset) |
CarrierSenseLost <=#Tp 1'b0; |
else |
if((StatePreamble | (|StateData)) & ~CarrierSense) |
if((StatePreamble | (|StateData)) & ~CarrierSense & ~Collision) |
CarrierSenseLost <=#Tp 1'b1; |
else |
if(TxStartFrm) |