OpenCores
URL https://opencores.org/ocsvn/gecko3/gecko3/trunk

Subversion Repositories gecko3

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 34 to Rev 35
    Reverse comparison

Rev 34 → Rev 35

/gecko3/trunk/GECKO3COM/gecko3com-fw/firmware/include/gecko3com_regs.h
73,6 → 73,7
#define bmSPI_MOSI bmBIT1 /**< bitmask for SPI MOSI pin, Master Out, Slave In */
#define bmSPI_MISO bmBIT2 /**< bitmask for SPI MISO pin, Master In, Slave Out */
#define bmSPI_MASK (bmSPI_CLK | bmSPI_MOSI | bmSPI_MISO)/**< SPI bus pin mask */
#define bmSPI_OE_MASK (bmSPI_CLK | bmSPI_MOSI)/**< SPI bus output pin mask */
 
sbit at 0x80+0 bitSPI_CLK; /**< \define 0x80 is the bit address of PORT A */
sbit at 0x80+1 bitSPI_MOSI; /**< \define Output from FX2 point of view, Master Out, Slave In */
/gecko3/trunk/GECKO3COM/gecko3com-fw/firmware/include/firmware_version.h
36,6 → 36,6
#define _FIRMWARE_VERSION_H_
 
/** Version number of this firmware release */
#define FIRMWARE_VERSION "0.5rc2\n"
#define FIRMWARE_VERSION "0.5rc3\n"
 
#endif
/gecko3/trunk/GECKO3COM/gecko3com-fw/firmware/src/spi_flash.c
75,24 → 75,23
}
else {
bitSPI_CLK = 0; //make shure spi_clk is low before we activate a device
SPI_OE |= bmSPI_MASK; //activate spi bus
SPI_OE |= bmSPI_OE_MASK; //activate spi bus
enables &= bmSPI_CS_MASK;
SPI_CS_PORT |= bmSPI_CS_MASK; //disable all chipselect signals
SPI_CS_PORT &= ~enables;
//SPI_CS_OE |= enables;
SPI_CS_OE |= enables;
SPI_CS_OE |= bmSPI_CS_MASK;
}
}
 
 
// setup_enables (0); SPI_CS_PORT |= bmSPI_CS_MASK; \ \
/** disables all SPI devices and sets the SPI and SPI CS signals to tri-state */
#define disable_all() { \
setup_enables (0); \
} /* SPI_OE &= ~bmSPI_MASK; \
setup_enables (0); \
SPI_CS_OE &= ~bmSPI_CS_MASK; \
} */
SPI_OE &= ~bmSPI_OE_MASK; \
}
 
 
/** \brief Internal: Writes one byte to the SPI bus
*
* \param[in] data to write to the bus
/gecko3/trunk/GECKO3COM/gecko3com-fw/gecko3com.iic Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.