OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 20 to Rev 19
    Reverse comparison

Rev 20 → Rev 19

/trunk/rtl/verilog/gpio_top.v
45,9 → 45,6
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.4 2001/12/12 07:12:58 lampret
// Fixed bug when wb_inta_o is registered (GPIO_WB_REGISTERED_OUTPUTS)
//
// Revision 1.3 2001/11/15 02:24:37 lampret
// Added GPIO_REGISTERED_WB_OUTPUTS, GPIO_REGISTERED_IO_OUTPUTS and GPIO_NO_NEGEDGE_FLOPS.
//
184,6 → 181,7
//
// Internal wires & regs
//
wire rgpio_in_sel; // RGPIO_IN select
wire rgpio_out_sel; // RGPIO_OUT select
wire rgpio_oe_sel; // RGPIO_OE select
wire rgpio_inte_sel; // RGPIO_INTE select
283,6 → 281,7
//
// GPIO registers address decoder
//
assign rgpio_in_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`GPIO_OFS_BITS] == `GPIO_RGPIO_IN) & full_decoding;
assign rgpio_out_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`GPIO_OFS_BITS] == `GPIO_RGPIO_OUT) & full_decoding;
assign rgpio_oe_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`GPIO_OFS_BITS] == `GPIO_RGPIO_OE) & full_decoding;
assign rgpio_inte_sel = wb_cyc_i & wb_stb_i & (wb_adr_i[`GPIO_OFS_BITS] == `GPIO_RGPIO_INTE) & full_decoding;
436,27 → 435,27
case (wb_adr_i[`GPIO_OFS_BITS]) // synopsys full_case parallel_case
`ifdef GPIO_READREGS
`GPIO_RGPIO_OUT: begin
wb_dat[dw-1:0] = {{dw-gw{1'b0}}, rgpio_out};
wb_dat[dw-1:0] <= {{dw-gw{1'b0}}, rgpio_out};
end
`GPIO_RGPIO_OE: begin
wb_dat[dw-1:0] = {{dw-gw{1'b0}}, ~rgpio_oe};
wb_dat[dw-1:0] <= {{dw-gw{1'b0}}, ~rgpio_oe};
end
`GPIO_RGPIO_INTE: begin
wb_dat[dw-1:0] = {{dw-gw{1'b0}}, rgpio_inte};
wb_dat[dw-1:0] <= {{dw-gw{1'b0}}, rgpio_inte};
end
`GPIO_RGPIO_PTRIG: begin
wb_dat[dw-1:0] = {{dw-gw{1'b0}}, rgpio_ptrig};
wb_dat[dw-1:0] <= {{dw-gw{1'b0}}, rgpio_ptrig};
end
`GPIO_RGPIO_AUX: begin
wb_dat[dw-1:0] = {{dw-gw{1'b0}}, rgpio_aux};
wb_dat[dw-1:0] <= {{dw-gw{1'b0}}, rgpio_aux};
end
`GPIO_RGPIO_CTRL: begin
wb_dat[3:0] = rgpio_ctrl;
wb_dat[dw-1:4] = {dw-4{1'b0}};
wb_dat[3:0] <= rgpio_ctrl;
wb_dat[dw-1:4] <= {dw-4{1'b0}};
end
`endif
default: begin
wb_dat[dw-1:0] = {{dw-gw{1'b0}}, rgpio_in};
wb_dat[dw-1:0] <= {{dw-gw{1'b0}}, rgpio_in};
end
endcase
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.