OpenCores
URL https://opencores.org/ocsvn/hf-risc/hf-risc/trunk

Subversion Repositories hf-risc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /hf-risc/trunk
    from Rev 14 to Rev 15
    Reverse comparison

Rev 14 → Rev 15

/hf-riscv/platform/spartan3_starterkit/spartan3.ucf
1,5 → 1,6
NET "clk_in" LOC = "T9";
TIMESPEC "TS_clk_in" = PERIOD "clk_in" 20 ns HIGH 50 %;
NET "clk_in" TNM_NET = "clk_in";
TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
NET "reset_in" LOC = "M13";
 
NET "int_in" LOC = "L13";
/hf-riscv/platform/spartan3_starterkit/spartan3_SRAM.ucf
1,6 → 1,6
NET "clk_in" LOC = "T9";
NET "clk_in" TNM_NET = "clk_in";
#TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
NET "int_in" LOC = "L13";
NET "reset_in" LOC = "M13";
NET "reset_in" CLOCK_DEDICATED_ROUTE = FALSE;
/hf-riscv/platform/spartan3e_nexys2/spartan3e_nexys2.ucf
1,4 → 1,6
NET "clk_in" LOC = "B8";
NET "clk_in" TNM_NET = "clk_in";
TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
NET "reset_in" LOC = "H13";
 
NET "int_in" LOC = "B18";
/hf-risc/platform/spartan3_starterkit/spartan3.ucf
1,5 → 1,6
NET "clk_in" LOC = "T9";
TIMESPEC "TS_clk_in" = PERIOD "clk_in" 20 ns HIGH 50 %;
NET "clk_in" TNM_NET = "clk_in";
TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
NET "reset_in" LOC = "M13";
 
NET "int_in" LOC = "L13";
/hf-risc/platform/spartan3_starterkit/spartan3_SRAM.ucf
1,6 → 1,6
NET "clk_in" LOC = "T9";
NET "clk_in" TNM_NET = "clk_in";
#TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
NET "int_in" LOC = "L13";
NET "reset_in" LOC = "M13";
NET "reset_in" CLOCK_DEDICATED_ROUTE = FALSE;
/hf-risc/platform/spartan3e_nexys2/spartan3e_nexys2.ucf
1,4 → 1,6
NET "clk_in" LOC = "B8";
NET "clk_in" TNM_NET = "clk_in";
TIMESPEC TS_clk_in = PERIOD "clk_in" 20 ns;
NET "reset_in" LOC = "H13";
 
NET "int_in" LOC = "B18";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.