OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /light8080/trunk
    from Rev 68 to Rev 69
    ↔ Reverse comparison
  •

Rev 68 → Rev 69

/sim/sim_tb1.do
0,0 → 1,18
##
quit -sim
vlib work
## CPU core entity
vcom -93 -explicit ../vhdl/light8080.vhdl
## Utility package with object code loading function
vcom -93 -explicit ../vhdl/soc/l80pkg.vhdl
## Object code for TB1
vcom -93 -explicit ../src/tb/tb1/obj_code_pkg.vhdl
## Test bench entity
vcom -93 -explicit ../vhdl/test/light8080_tb.vhdl
## Set a few Modelsim options
set PrefSource(OpenOnBreak) 0
set NumericStdNoWarnings 1
set StdArithNoWarnings 1
vsim -t 1ps -lib work light8080_tb
## Display a number of interesting signals in modelsim wave window
do sim_tb1_wave.do
/sim/sim_tb0_wave.do
0,0 → 1,42
onerror {resume}
quietly WaveActivateNextPane {} 0
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(14) &rbank(15) )} SP
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(8) &rbank(9) )} PC004
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(0) &rbank(1) )} BC
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(2) &rbank(3) )} DE
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(4) &rbank(5) )} HL
add wave -noupdate -divider {External signals}
add wave -noupdate -format Logic /light8080_tb/clk
add wave -noupdate -format Logic /light8080_tb/halt_o
add wave -noupdate -color {Pale Green} -format Literal -radix hexadecimal /light8080_tb/data_i
add wave -noupdate -color Pink -format Literal -radix hexadecimal /light8080_tb/data_o
add wave -noupdate -color {Medium Aquamarine} -format Literal -radix hexadecimal /light8080_tb/addr_o
add wave -noupdate -format Logic /light8080_tb/vma_o
add wave -noupdate -format Logic /light8080_tb/rd_o
add wave -noupdate -format Logic /light8080_tb/wr_o
add wave -noupdate -format Logic /light8080_tb/fetch_o
add wave -noupdate -divider Registers
add wave -noupdate -color {Medium Slate Blue} -format Literal -label SP -radix hexadecimal /light8080_tb/cpu/SP
add wave -noupdate -color {Indian Red} -format Literal -label PC -radix hexadecimal /light8080_tb/cpu/PC004
add wave -noupdate -color Yellow -format Literal -itemcolor Yellow -label PSW -radix binary /light8080_tb/cpu/flag_reg
add wave -noupdate -color {Dark Green} -format Literal -label ACC -radix hexadecimal /light8080_tb/cpu/rbank(7)
add wave -noupdate -color Pink -format Literal -itemcolor Pink -label BC -radix hexadecimal /light8080_tb/cpu/BC
add wave -noupdate -color {Indian Red} -format Literal -itemcolor {Indian Red} -label DE -radix hexadecimal /light8080_tb/cpu/DE
add wave -noupdate -color {Yellow Green} -format Literal -itemcolor {Yellow Green} -label HL -radix hexadecimal /light8080_tb/cpu/HL
add wave -noupdate -divider {Internal signals}
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {351700000 ps} 0}
configure wave -namecolwidth 150
configure wave -valuecolwidth 70
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {417733549 ps} {419238323 ps}
/sim/sim_tb1_wave.do
0,0 → 1,44
onerror {resume}
quietly WaveActivateNextPane {} 0
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(14) &rbank(15) )} SP
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(8) &rbank(9) )} PC004
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(0) &rbank(1) )} BC
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(2) &rbank(3) )} DE
quietly virtual signal -install /light8080_tb/cpu { (context /light8080_tb/cpu )(rbank(4) &rbank(5) )} HL
add wave -noupdate -divider External
add wave -noupdate -format Logic /light8080_tb/clk
add wave -noupdate -format Logic /light8080_tb/halt_o
add wave -noupdate -color {Medium Sea Green} -format Logic /light8080_tb/inte_o
add wave -noupdate -color Firebrick -format Logic /light8080_tb/intr_i
add wave -noupdate -color White -format Logic /light8080_tb/inta_o
add wave -noupdate -color {Lime Green} -format Literal -radix hexadecimal /light8080_tb/data_i
add wave -noupdate -color {Cadet Blue} -format Literal -radix hexadecimal /light8080_tb/data_o
add wave -noupdate -format Literal -radix hexadecimal /light8080_tb/addr_o
add wave -noupdate -format Logic /light8080_tb/vma_o
add wave -noupdate -format Logic /light8080_tb/rd_o
add wave -noupdate -format Logic /light8080_tb/wr_o
add wave -noupdate -format Logic /light8080_tb/fetch_o
add wave -noupdate -divider Registers
add wave -noupdate -color {Medium Slate Blue} -format Literal -label SP -radix hexadecimal /light8080_tb/cpu/SP
add wave -noupdate -color {Indian Red} -format Literal -label PC -radix hexadecimal /light8080_tb/cpu/PC004
add wave -noupdate -color Yellow -format Literal -itemcolor Yellow -label PSW -radix binary /light8080_tb/cpu/flag_reg
add wave -noupdate -color {Dark Green} -format Literal -label ACC -radix hexadecimal /light8080_tb/cpu/rbank(7)
add wave -noupdate -color Pink -format Literal -itemcolor Pink -label BC -radix hexadecimal /light8080_tb/cpu/BC
add wave -noupdate -color {Indian Red} -format Literal -itemcolor {Indian Red} -label DE -radix hexadecimal /light8080_tb/cpu/DE
add wave -noupdate -color {Yellow Green} -format Literal -itemcolor {Yellow Green} -label HL -radix hexadecimal /light8080_tb/cpu/HL
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {18600000 ps} 0}
configure wave -namecolwidth 150
configure wave -valuecolwidth 70
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {13303347 ps} {23802163 ps}
/sim/sim_c2sb.do
0,0 → 1,15
##
quit -sim
vlib work
vcom -93 -explicit ../vhdl/light8080.vhdl
vcom -93 -explicit ../vhdl/soc/l80pkg.vhdl
vcom -93 -explicit ../vhdl/soc/l80irq.vhdl
vcom -93 -explicit ../vhdl/soc/uart.vhdl
vcom -93 -explicit ../vhdl/soc/l80soc.vhdl
vcom -93 -explicit ../src/demos/hello/obj_code_pkg.vhdl
vcom -93 -explicit ../src/demos/c2sb/c2sb_soc.vhdl
vcom -93 -explicit ../src/demos/c2sb/c2sb_soc_tb.vhdl
 
 
vsim -t 1ps -lib work c2sb_soc_tb
do sim_c2sb_wave.do
/sim/sim_soc_tb.do
0,0 → 1,14
##
quit -sim
vlib work
vcom -93 -explicit ../vhdl/light8080.vhdl
vcom -93 -explicit ../vhdl/soc/l80pkg.vhdl
vcom -93 -explicit ../vhdl/soc/l80irq.vhdl
vcom -93 -explicit ../vhdl/soc/uart.vhdl
vcom -93 -explicit ../vhdl/soc/l80soc.vhdl
vcom -93 -explicit ../src/tb/soc_tb/obj_code_pkg.vhdl
vcom -93 -explicit ../vhdl/test/l80soc_tb.vhdl
 
 
vsim -t 1ps -lib work l80soc_tb
do sim_soc_tb_wave.do
/sim/sim_c2sb_wave.do
0,0 → 1,29
onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /c2sb_soc_tb/clk
add wave -noupdate -format Logic /c2sb_soc_tb/done
add wave -noupdate -format Logic /c2sb_soc_tb/uut/mpu/reset
add wave -noupdate -format Literal -radix hexadecimal /c2sb_soc_tb/green_leds
add wave -noupdate -color Tan -format Literal -radix hexadecimal /c2sb_soc_tb/uut/mpu/cpu_addr
add wave -noupdate -format Logic /c2sb_soc_tb/uut/mpu/cpu_vma
add wave -noupdate -format Logic /c2sb_soc_tb/uut/mpu/cpu_rd
add wave -noupdate -format Logic /c2sb_soc_tb/uut/mpu/cpu_wr
add wave -noupdate -format Logic /c2sb_soc_tb/uut/mpu/cpu_io
add wave -noupdate -color Wheat -format Literal -radix hexadecimal /c2sb_soc_tb/uut/mpu/cpu_data_i
add wave -noupdate -format Literal -radix hexadecimal /c2sb_soc_tb/uut/mpu/cpu_data_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {4550000 ps} 0}
configure wave -namecolwidth 150
configure wave -valuecolwidth 70
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {1565431 ps} {2946311 ps}
/sim/sim_soc_tb_wave.do
0,0 → 1,47
onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -format Logic /l80soc_tb/clk
add wave -noupdate -expand -group {CPU MEM/IO}
add wave -noupdate -group {CPU MEM/IO} -format Literal -radix hexadecimal /l80soc_tb/soc/cpu/addr_out
add wave -noupdate -group {CPU MEM/IO} -format Literal -radix hexadecimal /l80soc_tb/soc/cpu/data_in
add wave -noupdate -group {CPU MEM/IO} -format Logic /l80soc_tb/soc/cpu_io
add wave -noupdate -group {CPU MEM/IO} -format Logic /l80soc_tb/soc/cpu_rd
add wave -noupdate -group {CPU MEM/IO} -format Logic /l80soc_tb/soc/cpu_wr
add wave -noupdate -group {CPU MEM/IO} -color Gold -format Logic /l80soc_tb/soc/cpu_fetch
add wave -noupdate -expand -group {CPU IRQ}
add wave -noupdate -group {CPU IRQ} -format Logic /l80soc_tb/soc/cpu_intr
add wave -noupdate -group {CPU IRQ} -color White -format Logic /l80soc_tb/soc/cpu_halt
add wave -noupdate -group {CPU IRQ} -format Logic /l80soc_tb/soc/cpu_inte
add wave -noupdate -group {CPU IRQ} -color White -format Logic /l80soc_tb/soc/cpu_inta
add wave -noupdate -divider UART
add wave -noupdate -format Literal -radix hexadecimal /l80soc_tb/soc/ram(331)
add wave -noupdate -group UART
add wave -noupdate -group UART -format Logic /l80soc_tb/soc/uart/rx_irq_flag
add wave -noupdate -group UART -format Logic /l80soc_tb/soc/uart/tx_irq_flag
add wave -noupdate -group UART -color Khaki -format Logic /l80soc_tb/txd
add wave -noupdate -group UART -color Wheat -format Logic /l80soc_tb/txd
add wave -noupdate -group UART -format Literal /l80soc_tb/soc/uart/status
add wave -noupdate -divider PORTS
add wave -noupdate -format Literal -radix binary /l80soc_tb/p2out
add wave -noupdate -divider {IRQ CON}
add wave -noupdate -format Literal /l80soc_tb/soc/extint
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_level
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_pending_reg
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_trigger
add wave -noupdate -format Literal /l80soc_tb/soc/irq_control/irq_clear
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {2052730000 ps} 0} {{Cursor 2} {2000630000 ps} 0}
configure wave -namecolwidth 150
configure wave -valuecolwidth 70
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
update
WaveRestoreZoom {14374987 ps} {26369738 ps}
/sim/sim_tb0.do
0,0 → 1,13
##
quit -sim
vlib work
## CPU core entity
vcom -93 -explicit ../vhdl/light8080.vhdl
## Utility package with object code loading function
vcom -93 -explicit ../vhdl/soc/l80pkg.vhdl
## Object code for TB0
vcom -93 -explicit ../src/tb/tb0/obj_code_pkg.vhdl
## Test bench entity
vcom -93 -explicit ../vhdl/test/light8080_tb.vhdl
vsim -t 1ps -lib work light8080_tb
do sim_tb0_wave.do

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.