OpenCores
URL https://opencores.org/ocsvn/minimips_superscalar/minimips_superscalar/trunk

Subversion Repositories minimips_superscalar

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /minimips_superscalar/tags
    from Rev 16 to Rev 18
    Reverse comparison

Rev 16 → Rev 18

/P0/bench/bench_minimips.vhd
118,7 → 118,7
 
U_minimips : minimips port map (
clock => clock,
clock2 => clock2,
clock2 => clock2,
reset => reset,
ram_req => ram_req,
ram_adr => ram_adr,
/P0/sources/minimips.vhd
52,7 → 52,6
signal stop_pf2 : std_logic; -- Lock the pc
signal genop : std_logic; -- envoi de nops
signal genop2 : std_logic; -- envoi de nops
signal clock_out1, clock_out2 : std_logic; -- sem uso atual
-- interface PF - EI
signal PF_pc : bus32; -- PC value
signal PF_pc_4 : bus32;
381,7 → 380,7
 
U4_ex : pps_ex port map (
clock => clock,
clock2 => clock,
clock2 => clock2,
reset => reset,
stop_all => stop_all,
stop_all2 => stop_all2, -- Unconditionnal locking of outputs
826,16 → 825,7
stop_all => stop_all2
);
 
U14_clock_gate : clock_gate port map (
clock_in1 => clock,
clock_in2 => clock2,
clock_out1 => clock_out1,
clock_out2 => clock_out2,
gate1 => zero,
gate2 => zero
);
 
U15_delay_gate : delay_gate port map (
U14_delay_gate : delay_gate port map (
clock => clock,
in1 => DI_bra,
in2 => bra_detect,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.