URL
https://opencores.org/ocsvn/miniuart2/miniuart2/trunk
Subversion Repositories miniuart2
Compare Revisions
- This comparison shows the changes necessary to convert path
/
- from Rev 13 to Rev 14
- ↔ Reverse comparison
Rev 13 → Rev 14
/trunk/impl/Xilinx/log/map.rtf
0,0 → 1,143
{\rtf1\ansi\ansicpg1252\deff0\deflang1036{\fonttbl {\f0\fnil\fcharset0 Courier New;}} |
{\colortbl ;\red255\green0\blue0;} |
\uc1\pard\ulnone\f0\fs20 Release 3.1i - Par D.19\par |
\par |
Sat May 04 18:33:07 2002\par |
\par |
par -w -ol 2 -d 0 map.ncd uartimpl.ncd uartimpl.pcf\par |
\par |
\par |
Constraints file: uartimpl.pcf\par |
\par |
Loading device database for application par from file "map.ncd".\par |
"uartimpl" is an NCD, version 2.32, device xcs10, package tq144, speed -3\par |
Loading device for application par from file '4005e.nph' in environment\par |
C:/Fndtn.\par |
Device speed data version: x1_0.14.2.2 1.7 PRELIMINARY.\par |
\par |
\par |
\cf1 Device utilization summary:\par |
\par |
Number of External IOBs 28 out of 112 25%\par |
Flops: 0\par |
Latches: 0\par |
Number of IOBs driving Global Buffers 2 out of 8 25%\par |
\par |
Number of CLBs 44 out of 196 22%\par |
Total CLB Flops: 63 out of 392 16%\par |
4 input LUTs: 63 out of 392 16%\par |
3 input LUTs: 20 out of 196 10%\par |
\par |
Number of PRI-CLKs 2 out of 4 50%\cf0\par |
\par |
\par |
\par |
Overall effort level (-ol): 2 (set by user)\par |
Placer effort level (-pl): 2 (set by user)\par |
Placer cost table entry (-t): 1\par |
Router effort level (-rl): 2 (set by user)\par |
\par |
Starting initial Placement phase. REAL time: 0 secs \par |
Finished initial Placement phase. REAL time: 0 secs \par |
\par |
Starting Constructive Placer. REAL time: 0 secs \par |
Placer score = 68880\par |
Placer score = 44100\par |
Placer score = 35940\par |
Placer score = 32580\par |
Placer score = 28320\par |
Placer score = 27540\par |
Placer score = 26760\par |
Placer score = 25740\par |
Placer score = 25080\par |
Placer score = 25020\par |
Placer score = 24840\par |
Placer score = 24600\par |
Placer score = 24180\par |
Placer score = 24060\par |
Finished Constructive Placer. REAL time: 2 secs \par |
\par |
Writing design to file "uartimpl.ncd".\par |
\par |
Starting Optimizing Placer. REAL time: 2 secs \par |
Optimizing \par |
Swapped 26 comps.\par |
Xilinx Placer [1] 22320 REAL time: 2 secs \par |
\par |
Finished Optimizing Placer. REAL time: 2 secs \par |
\par |
Writing design to file "uartimpl.ncd".\par |
\par |
Total REAL time to Placer completion: 2 secs \par |
Total CPU time to Placer completion: 2 secs \par |
\par |
0 connection(s) routed; 315 unrouted active, 3 unrouted PWR/GND.\par |
Starting router resource preassignment\par |
Completed router resource preassignment. REAL time: 2 secs \par |
Starting iterative routing. \par |
Routing active signals.\par |
End of iteration 1 \par |
315 successful; 0 unrouted active,\par |
3 unrouted PWR/GND; (0) REAL time: 3 secs \par |
End of iteration 2 \par |
315 successful; 0 unrouted active,\par |
3 unrouted PWR/GND; (0) REAL time: 3 secs \par |
Constraints are met. \par |
Routing PWR/GND nets.\par |
Power and ground nets completely routed. \par |
Writing design to file "uartimpl.ncd".\par |
Starting cleanup \par |
Improving routing.\par |
End of cleanup iteration 1 \par |
318 successful; 0 unrouted; (0) REAL time: 4 secs \par |
Writing design to file "uartimpl.ncd".\par |
Total REAL time: 4 secs \par |
Total CPU time: 4 secs \par |
End of route. 318 routed (100.00%); 0 unrouted.\par |
No errors found. \par |
Completely routed. \par |
\par |
This design was run without timing constraints. It is likely that much better\par |
circuit performance can be obtained by trying either or both of the following:\par |
\par |
- Enabling the Delay Based Cleanup router pass, if not already enabled\par |
- Supplying timing constraints in the input design\par |
\par |
\par |
Total REAL time to Router completion: 4 secs \par |
Total CPU time to Router completion: 4 secs \par |
\par |
Generating PAR statistics.\par |
\par |
The Delay Summary Report\par |
\par |
The Score for this design is: 306\par |
\par |
\par |
The Number of signals not completely routed for this design is: 0\par |
\par |
The Average Connection Delay for this design is: 2.041 ns\par |
The Maximum Pin Delay is: 9.391 ns\par |
The Average Connection Delay on the 10 Worst Nets is: 5.097 ns\par |
\par |
Listing Pin Delays by value: (ns)\par |
\par |
d < 2.00 < d < 4.00 < d < 6.00 < d < 8.00 < d < 10.00 d >= 10.00\par |
--------- --------- --------- --------- --------- ---------\par |
202 89 25 0 2 0\par |
\par |
Writing design to file "uartimpl.ncd".\par |
\par |
\par |
All signals are completely routed.\par |
\par |
Total REAL time to PAR completion: 4 secs \par |
Total CPU time to PAR completion: 5 secs \par |
\par |
Placement: Completed - No errors found.\par |
Routing: Completed - No errors found.\par |
\par |
PAR done.\par |
\par |
} |
|