OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /minsoc/branches/rc-1.0/backend
    from Rev 146 to Rev 147
    Reverse comparison

Rev 146 → Rev 147

/spartan3a_dsp_kit/minsoc_bench_defines.v
16,7 → 16,7
 
`define VPI_DEBUG
 
//`define VCD_OUTPUT
//`define WAVEFORM_OUTPUT
 
//`define START_UP //pass firmware over spi to or1k_startup
 
/ug257/minsoc_bench_defines.v
6,17 → 6,17
 
`define FREQ_NUM_FOR_NS 100000000
 
`define FREQ 25000000
`define FREQ 10000000
`define CLK_PERIOD (`FREQ_NUM_FOR_NS/`FREQ)
 
`define ETH_PHY_FREQ 25000000
`define ETH_PHY_PERIOD (`FREQ_NUM_FOR_NS/`ETH_PHY_FREQ) //40ns
 
`define UART_BAUDRATE 115200
`define UART_BAUDRATE 9600
 
`define VPI_DEBUG
 
//`define VCD_OUTPUT
//`define WAVEFORM_OUTPUT
 
//`define START_UP //pass firmware over spi to or1k_startup
 
/std/minsoc_bench_defines.v
16,7 → 16,7
 
`define VPI_DEBUG
 
//`define VCD_OUTPUT
//`define WAVEFORM_OUTPUT
 
//`define START_UP //pass firmware over spi to or1k_startup
 
/altera_3c25_board/minsoc_bench_defines.v
16,7 → 16,7
 
`define VPI_DEBUG
 
//`define VCD_OUTPUT
//`define WAVEFORM_OUTPUT
 
//`define START_UP //pass firmware over spi to or1k_startup
 
/spartan3e_starter_kit/minsoc_bench_defines.v
16,7 → 16,7
 
`define VPI_DEBUG
 
//`define VCD_OUTPUT
//`define WAVEFORM_OUTPUT
 
//`define START_UP //pass firmware over spi to or1k_startup
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.