OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /neorv32/trunk/sw/example/demo_wdt
    from Rev 44 to Rev 47
    Reverse comparison

Rev 44 → Rev 47

/main.c
75,7 → 75,6
// this is not required, but keeps us safe
neorv32_rte_setup();
 
 
// init UART at default baud rate, no parity bits, no rx interrupt, no tx interrupt
neorv32_uart_setup(BAUD_RATE, 0b00, 0, 0);
 
90,25 → 89,23
neorv32_uart_print("Cause of last processor reset: ");
uint8_t wdt_cause = neorv32_wdt_get_cause();
 
if (wdt_cause == 1) {
if (wdt_cause == 0) {
neorv32_uart_print("External reset\n");
}
else if (wdt_cause == 2) {
neorv32_uart_print("Watchdog timeout\n");
else if (wdt_cause == 1) {
neorv32_uart_print("Watchdog\n");
}
else if (wdt_cause == 3) {
neorv32_uart_print("Watchdog access fault\n");
}
else {
neorv32_uart_print("Undefined\n");
}
 
 
// the watchod has a 20-bit counter, which trigger either an interrupt or a system reset
// the watchod has a 20-bit counter, which triggers either an interrupt or a system reset
// when overflowing
 
// init watchdog (watchdog timer increment = cpu_clock/64, trigger reset on overflow)
neorv32_wdt_setup(CLK_PRSC_64, 1);
// init watchdog (watchdog timer increment = cpu_clock/64, trigger reset on overflow, lock
// access so nobody can alter the configuration until next reset)
neorv32_wdt_setup(CLK_PRSC_64, 1, 1);
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.