OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 275 to Rev 276
    Reverse comparison

Rev 275 → Rev 276

/open8_urisc/trunk/VHDL/o8_elapsed_usec.vhd
27,12 → 27,12
--
-- Register Map:
-- Offset Bitfield Description Read/Write
-- 0x00 AAAAAAAA Req Interval Byte 0 (RW)
-- 0x01 AAAAAAAA Req Interval Byte 1 (RW)
-- 0x02 AAAAAAAA Req Interval Byte 2 (RW)
-- 0x00 AAAAAAAA Time Accumulator Byte 0 (RW*)
-- 0x01 AAAAAAAA Time Accumulator Byte 1 (RW*)
-- 0x02 AAAAAAAA Time Accumulator Byte 2 (RW*)
-- 0x03 BA------ Control/Status Register (RW)
-- A: Reset (1) (WR)
-- B: Start (1) / Stop (0)
-- A: Reset (1)
-- B: Start (1) / Stop (0) (status on RD)
--
-- Notes : Writing to 0x0 - 0x02 will latch the current value
-- : Writing a 1 to bit A of 0x03 will cause an
/open8_urisc/trunk/VHDL/o8_rom_32k.vhd
74,7 → 74,7
Addr_Match <= Open8_Bus.Rd_En when Comp_Addr = User_Addr else
'0';
 
RAM_proc: process( Reset, Clock )
ROM_proc: process( Reset, Clock )
begin
if( Reset = Reset_Level )then
Rd_En <= '0';

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.