OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openmsp430/trunk/core/sim/rtl_sim/src
    from Rev 202 to Rev 204
    Reverse comparison

Rev 202 → Rev 204

/tA_capture.s43
43,7 → 43,7
dec r14
jnz WAIT_FUNC
ret
 
main:
mov #DMEM_250, r1 ; # Initialize stack pointer
mov #0x0000, &DMEM_200
62,15 → 62,23
mov #0x0000, &TACCR0
mov #0x0000, &TACCTL0 ; # CCIxA
mov #0x0001, &DMEM_200
nop
nop
mov &TACCTL0, &DMEM_202
mov #0x0002, &DMEM_200
nop
nop
mov &TACCTL0, &DMEM_204
mov #0x0003, &DMEM_200
 
mov #0x1000, &TACCTL0 ; # CCIxB
mov #0x0004, &DMEM_200
nop
nop
mov &TACCTL0, &DMEM_202
mov #0x0005, &DMEM_200
nop
nop
mov &TACCTL0, &DMEM_204
mov #0x0006, &DMEM_200
 
93,15 → 101,23
mov #0x0000, &TACCR1
mov #0x0000, &TACCTL1 ; # CCIxA
mov #0x0011, &DMEM_200
nop
nop
mov &TACCTL1, &DMEM_202
mov #0x0012, &DMEM_200
nop
nop
mov &TACCTL1, &DMEM_204
mov #0x0013, &DMEM_200
 
mov #0x1000, &TACCTL1 ; # CCIxB
mov #0x0014, &DMEM_200
nop
nop
mov &TACCTL1, &DMEM_202
mov #0x0015, &DMEM_200
nop
nop
mov &TACCTL1, &DMEM_204
mov #0x0016, &DMEM_200
 
124,15 → 140,23
mov #0x0000, &TACCR2
mov #0x0000, &TACCTL2 ; # CCIxA
mov #0x0021, &DMEM_200
nop
nop
mov &TACCTL2, &DMEM_202
mov #0x0022, &DMEM_200
nop
nop
mov &TACCTL2, &DMEM_204
mov #0x0023, &DMEM_200
 
mov #0x1000, &TACCTL2 ; # CCIxB
mov #0x0024, &DMEM_200
nop
nop
mov &TACCTL2, &DMEM_202
mov #0x0025, &DMEM_200
nop
nop
mov &TACCTL2, &DMEM_204
mov #0x0026, &DMEM_200
 
150,8 → 174,8
mov &TACCTL2, &DMEM_204
mov #0x002C, &DMEM_200
 
dint
 
dint
mov #0x0000, &DMEM_200
mov #0x1000, r15
 
180,7 → 204,7
mov &TACCR0, &DMEM_204
mov #0x0000, &TACCTL0
mov #0x0003, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0x4110, &TACCTL0 ; # Rising edge, Interrupt enable
197,7 → 221,7
mov &TACCR0, &DMEM_204
mov #0x0000, &TACCTL0
mov #0x0006, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0x8110, &TACCTL0 ; # Falling edge, Interrupt enable
214,7 → 238,7
mov &TACCR0, &DMEM_204
mov #0x0000, &TACCTL0
mov #0x0009, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0xC110, &TACCTL0 ; # Rising/Falling edge, Interrupt enable
231,8 → 255,8
mov &TACCR0, &DMEM_204
mov #0x0000, &TACCTL0
mov #0x000C, &DMEM_200
 
 
; # --------- Comparator 1 ----------
mov #0x0204, &TACTL
mov #0x1234, &TAR
250,7 → 274,7
mov &TACCR1, &DMEM_204
mov #0x0000, &TACCTL1
mov #0x0003, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0x4110, &TACCTL1 ; # Rising edge, Interrupt enable
267,7 → 291,7
mov &TACCR1, &DMEM_204
mov #0x0000, &TACCTL1
mov #0x0006, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0x8110, &TACCTL1 ; # Falling edge, Interrupt enable
284,7 → 308,7
mov &TACCR1, &DMEM_204
mov #0x0000, &TACCTL1
mov #0x0009, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0xC110, &TACCTL1 ; # Rising/Falling edge, Interrupt enable
302,7 → 326,7
mov #0x0000, &TACCTL1
mov #0x000C, &DMEM_200
 
 
; # --------- Comparator 2 ----------
mov #0x0204, &TACTL
mov #0x1234, &TAR
320,7 → 344,7
mov &TACCR2, &DMEM_204
mov #0x0000, &TACCTL2
mov #0x0003, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0x4110, &TACCTL2 ; # Rising edge, Interrupt enable
337,7 → 361,7
mov &TACCR2, &DMEM_204
mov #0x0000, &TACCTL2
mov #0x0006, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0x8110, &TACCTL2 ; # Falling edge, Interrupt enable
354,7 → 378,7
mov &TACCR2, &DMEM_204
mov #0x0000, &TACCTL2
mov #0x0009, &DMEM_200
 
mov #0x0204, &TACTL
mov #0x1234, &TAR
mov #0xC110, &TACCTL2 ; # Rising/Falling edge, Interrupt enable
371,12 → 395,12
mov &TACCR2, &DMEM_204
mov #0x0000, &TACCTL2
mov #0x000C, &DMEM_200
 
dint
 
dint
mov #0x0000, &DMEM_200
mov #0x2000, r15
 
/* -------------- TIMER A TEST: CAPTURE OVERFLOW ----------------- */
 
mov #0x0200, &TACTL
469,11 → 493,11
mov #0x0000, &TACCTL2
mov #0x0006, &DMEM_200
 
dint
dint
mov #0x0000, &DMEM_200
mov #0x3000, r15
 
 
/* ---------------------- END OF TEST --------------- */
end_of_test:
nop
486,7 → 510,7
inc &DMEM_200
reti
 
 
TIMERA_TAIV_VECTOR:
mov &TAR, &DMEM_204
mov &TAIV, &DMEM_206

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.