OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/orpsocv2/bench/sysc/src
    from Rev 70 to Rev 353
    Reverse comparison

Rev 70 → Rev 353

/Or1200MonitorSC.cpp
328,7 → 328,8
memdump_start_addr = memdump_start;
memdump_end_addr = memdump_end;
}
 
/*
if (bus_trans_log_enabled)
{
// Setup log file and register the bus monitoring function
344,10 → 345,11
cout << endl;
}
else
/* Couldn't open */
// Couldn't open
bus_trans_log_enabled = false;
}
 
 
if (bus_trans_log_enabled)
{
// Setup profiling function
355,6 → 357,7
sensitive << clk.pos();
dont_initialize();
}
*/
} // Or1200MonitorSC ()
 
834,7 → 837,7
}
 
 
/*
void
Or1200MonitorSC::busMonitor()
{
909,7 → 912,7
return;
} // busMonitor ()
 
*/
void
Or1200MonitorSC::simPrintf(uint32_t stackaddr, uint32_t regparam)
{
/OrpsocAccess.cpp
39,11 → 39,14
#include "Vorpsoc_top_or1200_sprs.h"
#include "Vorpsoc_top_or1200_rf.h"
#include "Vorpsoc_top_or1200_dpram.h"
//#include "Vorpsoc_top_ram_wb.h"
//#include "Vorpsoc_top_ram_wb_sc_sw.h"
#include "Vorpsoc_top_ram_wb__D20_A19_M800000.h"
#include "Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000.h"
#include "Vorpsoc_top_wb_conbus_top__pi1.h"
// Need RAM instantiation has parameters after module name
// Includes for wb_ram
//#include "Vorpsoc_top_ram_wb__D20_A19_M800000.h"
//#include "Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000.h"
// Include for wb_ram_b3
#include "Vorpsoc_top_wb_ram_b3__D20_A19_M800000.h"
// Bus arbiter include - but is for old arbiter, no longer used
//#include "Vorpsoc_top_wb_conbus_top__pi1.h"
 
//! Constructor for the ORPSoC access class
 
60,9 → 63,11
or1200_sprs = orpsoc_top->v->i_or1k->i_or1200_top->or1200_cpu->or1200_sprs;
rf_a = orpsoc_top->v->i_or1k->i_or1200_top->or1200_cpu->or1200_rf->rf_a;
// Assign main memory accessor objects
ram_wb_sc_sw = orpsoc_top->v->ram_wb0->ram0;
// For old ram_wb: ram_wb_sc_sw = orpsoc_top->v->ram_wb0->ram0;
ram_wb_sc_sw = orpsoc_top->v->ram_wb0;
 
// Assign arbiter accessor object
wb_arbiter = orpsoc_top->v->wb_conbus;
//wb_arbiter = orpsoc_top->v->wb_conbus;
 
} // OrpsocAccess ()
 
324,7 → 329,7
 
} // getSprEsr ()
 
 
/*
//! Access for the arbiter's grant signal
 
//! @return The value of the wb_conmax_top.arb signal
450,3 → 455,4
 
} // getWbArbMastErrO ()
 
*/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.