OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /openrisc/trunk/orpsocv2/rtl/verilog/include
    from Rev 439 to Rev 462
    Reverse comparison

Rev 439 → Rev 462

/or1200_defines.v
389,9 → 389,9
//
// Implement HW Single Precision FPU
//
//`define OR1200_FPU_IMPLEMENTED
//
`define OR1200_FPU_IMPLEMENTED
 
 
//
// Clock ratio RISC clock versus WB clock
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.