OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /sdr_ctrl/trunk/verif/tb
    from Rev 48 to Rev 46
    Reverse comparison

Rev 48 → Rev 46

/tb_core.sv
140,6 → 140,7
.app_req_wrap (1'b0 ), // Wrap mode request (xfr_len = 4)
.app_req_wr_n (app_req_wr_n ), // 0 => Write request, 1 => read req
.app_req_ack (app_req_ack ), // Request has been accepted
.sdr_core_busy_n ( ), // OK to arbitrate next request
.app_wr_data (app_wr_data ),
.app_wr_en_n (app_wr_en_n ),
269,7 → 270,7
wait(u_dut.sdr_init_done == 1);
 
#1000;
/********************
$display("-------------------------------------- ");
$display(" Case-1: Single Write/Read Case ");
$display("-------------------------------------- ");
287,7 → 288,7
burst_read();
burst_write(32'h0040_0000,8'h5);
burst_read();
***************/
 
$display("----------------------------------------");
$display(" Case-3 Create a Page Cross Over ");
$display("----------------------------------------");
295,7 → 296,7
burst_write(32'h0040_0FF8,8'hF);
burst_read();
burst_read();
/*****************
 
$display("----------------------------------------");
$display(" Case:4 4 Write & 4 Read ");
$display("----------------------------------------");
368,8 → 369,8
#100;
end
 
*********************/
 
 
#10000;
 
$display("###############################");
/tb_top.sv
253,6 → 253,7
wait(u_dut.sdr_init_done == 1);
 
#1000;
 
$display("-------------------------------------- ");
$display(" Case-1: Single Write/Read Case ");
$display("-------------------------------------- ");
270,6 → 271,7
burst_read();
burst_write(32'h0040_0000,8'h5);
burst_read();
 
$display("----------------------------------------");
$display(" Case-3 Create a Page Cross Over ");
$display("----------------------------------------");
350,6 → 352,7
#100;
end
 
 
#10000;
 
$display("###############################");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.