URL
https://opencores.org/ocsvn/versatile_library/versatile_library/trunk
Subversion Repositories versatile_library
Compare Revisions
- This comparison shows the changes necessary to convert path
/versatile_library/trunk/rtl/verilog
- from Rev 118 to Rev 117
- ↔ Reverse comparison
Rev 118 → Rev 117
/versatile_library.v
3977,8 → 3977,9
input [(addr_width-1):0] adr_a; |
input [(addr_width-1):0] adr_b; |
input we_a; |
output reg [(data_width-1):0] q_b; |
output [(data_width-1):0] q_b; |
input clk_a, clk_b; |
reg [(addr_width-1):0] adr_b_reg; |
reg [data_width-1:0] ram [mem_size-1:0] `SYN_NO_RW_CHECK; |
|
parameter memory_init = 0; |
4009,9 → 4010,9
always @ (posedge clk_a) |
if (we_a) |
ram[adr_a] <= d_a; |
|
always @ (posedge clk_b) |
q_b = ram[adr_b]; |
adr_b_reg <= adr_b; |
assign q_b = ram[adr_b_reg]; |
|
endmodule |
`endif |
4032,7 → 4033,7
output reg [(data_width-1):0] q_a; |
input clk_a, clk_b; |
reg [(data_width-1):0] q_b; |
reg [data_width-1:0] ram [mem_size-1:0] `SYN_NO_RW_CHECK; |
reg [data_width-1:0] ram [mem_szie-1:0] `SYN_NO_RW_CHECK; |
|
parameter memory_init = 0; |
parameter memory_file = "vl_ram.vmem"; |
/versatile_library_actel.v
1417,8 → 1417,9
input [(addr_width-1):0] adr_a; |
input [(addr_width-1):0] adr_b; |
input we_a; |
output reg [(data_width-1):0] q_b; |
output [(data_width-1):0] q_b; |
input clk_a, clk_b; |
reg [(addr_width-1):0] adr_b_reg; |
reg [data_width-1:0] ram [mem_size-1:0] /*synthesis syn_ramstyle = "no_rw_check"*/; |
parameter memory_init = 0; |
parameter memory_file = "vl_ram.vmem"; |
1445,7 → 1446,8
if (we_a) |
ram[adr_a] <= d_a; |
always @ (posedge clk_b) |
q_b = ram[adr_b]; |
adr_b_reg <= adr_b; |
assign q_b = ram[adr_b_reg]; |
endmodule |
module vl_dpram_2r1w ( d_a, q_a, adr_a, we_a, clk_a, q_b, adr_b, clk_b ); |
parameter data_width = 32; |
1459,7 → 1461,7
output reg [(data_width-1):0] q_a; |
input clk_a, clk_b; |
reg [(data_width-1):0] q_b; |
reg [data_width-1:0] ram [mem_size-1:0] /*synthesis syn_ramstyle = "no_rw_check"*/; |
reg [data_width-1:0] ram [mem_szie-1:0] /*synthesis syn_ramstyle = "no_rw_check"*/; |
parameter memory_init = 0; |
parameter memory_file = "vl_ram.vmem"; |
parameter debug = 0; |
/versatile_library_altera.v
1524,8 → 1524,9
input [(addr_width-1):0] adr_a; |
input [(addr_width-1):0] adr_b; |
input we_a; |
output reg [(data_width-1):0] q_b; |
output [(data_width-1):0] q_b; |
input clk_a, clk_b; |
reg [(addr_width-1):0] adr_b_reg; |
reg [data_width-1:0] ram [mem_size-1:0] ; |
parameter memory_init = 0; |
parameter memory_file = "vl_ram.vmem"; |
1552,7 → 1553,8
if (we_a) |
ram[adr_a] <= d_a; |
always @ (posedge clk_b) |
q_b = ram[adr_b]; |
adr_b_reg <= adr_b; |
assign q_b = ram[adr_b_reg]; |
endmodule |
module vl_dpram_2r1w ( d_a, q_a, adr_a, we_a, clk_a, q_b, adr_b, clk_b ); |
parameter data_width = 32; |
1566,7 → 1568,7
output reg [(data_width-1):0] q_a; |
input clk_a, clk_b; |
reg [(data_width-1):0] q_b; |
reg [data_width-1:0] ram [mem_size-1:0] ; |
reg [data_width-1:0] ram [mem_szie-1:0] ; |
parameter memory_init = 0; |
parameter memory_file = "vl_ram.vmem"; |
parameter debug = 0; |
/memories.v
214,8 → 214,9
input [(addr_width-1):0] adr_a; |
input [(addr_width-1):0] adr_b; |
input we_a; |
output reg [(data_width-1):0] q_b; |
output [(data_width-1):0] q_b; |
input clk_a, clk_b; |
reg [(addr_width-1):0] adr_b_reg; |
reg [data_width-1:0] ram [mem_size-1:0] `SYN_NO_RW_CHECK; |
|
parameter memory_init = 0; |
246,9 → 247,9
always @ (posedge clk_a) |
if (we_a) |
ram[adr_a] <= d_a; |
|
always @ (posedge clk_b) |
q_b = ram[adr_b]; |
adr_b_reg <= adr_b; |
assign q_b = ram[adr_b_reg]; |
|
endmodule |
`endif |
269,7 → 270,7
output reg [(data_width-1):0] q_a; |
input clk_a, clk_b; |
reg [(data_width-1):0] q_b; |
reg [data_width-1:0] ram [mem_size-1:0] `SYN_NO_RW_CHECK; |
reg [data_width-1:0] ram [mem_szie-1:0] `SYN_NO_RW_CHECK; |
|
parameter memory_init = 0; |
parameter memory_file = "vl_ram.vmem"; |