Subversion Repositories zipcpu

Compare Revisions

  • This comparison shows the changes necessary to convert path
    from Rev 36 to Rev 37
    Reverse comparison

Rev 36 → Rev 37

411,25 → 411,6
supervisor, in supervisor mode, to determine whether it got to supervisor
mode from a trap or from an external interrupt or both.
These status register bits are summarized in Tbl.~\ref{tbl:ccbits}.
Bit & Meaning \\\hline
9 & Soft trap, set on a trap from user mode, cleared when returning to user mode\\\hline
8 & (Reserved for) Floating point enable \\\hline
7 & Halt on break, to support an external debugger \\\hline
6 & Step, single step the CPU in user mode\\\hline
5 & GIE, or Global Interrupt Enable \\\hline
4 & Sleep \\\hline
3 & V, or overflow bit.\\\hline
2 & N, or negative bit.\\\hline
1 & C, or carry bit.\\\hline
0 & Z, or zero bit. \\\hline
\caption{Condition Code / Status Register Bits}\label{tbl:ccbits}
\section{Conditional Instructions}
Most, although not quite all, instructions may be conditionally executed. From
the four condition code flags, eight conditions are defined. These are shown
832,7 → 813,7
instruction. \\\hline
NOT Rx & XOR \$-1,Rx & \\\hline
& \parbox[t]{1.5in}{LOD \$-1(SP),Rx \\ ADD \$1,SP}
& \parbox[t]{1.5in}{LOD \$1(SP),Rx \\ ADD \$1,SP}
& Note
that for interrupt purposes, one can never depend upon the value at
(SP). Hence you read from it, then increment it, lest having
911,7 → 892,7
got there via a TRAP. The trap could be made conditional by making
the LDI and the AND conditional. In that case, the assembler would
quietly turn the LDI instruction into an LDILO and LDIHI pair,
but the effectt would be the same. \\\hline
but the effect would be the same. \\\hline
\caption{Derived Instructions, continued}\label{tbl:derived-3}

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.