OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [toplevel/] [globals.vh] - Diff between revs 8 and 13

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 8 Rev 13
Line 21... Line 21...
// Module: control/exec_module.vh
// Module: control/exec_module.vh
wire ctl_state_iy_set;
wire ctl_state_iy_set;
wire ctl_state_ixiy_clr;
wire ctl_state_ixiy_clr;
wire ctl_state_ixiy_we;
wire ctl_state_ixiy_we;
wire ctl_state_halt_set;
wire ctl_state_halt_set;
wire ctl_state_tbl_clr;
 
wire ctl_state_tbl_ed_set;
wire ctl_state_tbl_ed_set;
wire ctl_state_tbl_cb_set;
wire ctl_state_tbl_cb_set;
wire ctl_state_alu;
wire ctl_state_alu;
wire ctl_repeat_we;
wire ctl_repeat_we;
 
wire ctl_state_tbl_we;
wire ctl_iff1_iff2;
wire ctl_iff1_iff2;
wire ctl_iffx_we;
wire ctl_iffx_we;
wire ctl_iffx_bit;
wire ctl_iffx_bit;
wire ctl_im_we;
wire ctl_im_we;
wire ctl_no_ints;
wire ctl_no_ints;
Line 157... Line 157...
wire nMREQ_out;
wire nMREQ_out;
wire nRD_out;
wire nRD_out;
wire nWR_out;
wire nWR_out;
wire nIORQ_out;
wire nIORQ_out;
wire latch_wait;
wire latch_wait;
 
wire wait_m1;
 
 
// Module: control/sequencer.v
// Module: control/sequencer.v
wire M1;
wire M1;
wire M2;
wire M2;
wire M3;
wire M3;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.