OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [verilog/] [i2c_master_byte_ctrl.v] - Diff between revs 47 and 62

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 47 Rev 62
Line 35... Line 35...
////                                                             ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////
 
 
//  CVS Log
//  CVS Log
//
//
//  $Id: i2c_master_byte_ctrl.v,v 1.7 2004-02-18 11:40:46 rherveille Exp $
//  $Id: i2c_master_byte_ctrl.v,v 1.8 2009-01-19 20:29:26 rherveille Exp $
//
//
//  $Date: 2004-02-18 11:40:46 $
//  $Date: 2009-01-19 20:29:26 $
//  $Revision: 1.7 $
//  $Revision: 1.8 $
//  $Author: rherveille $
//  $Author: rherveille $
//  $Locker:  $
//  $Locker:  $
//  $State: Exp $
//  $State: Exp $
//
//
// Change History:
// Change History:
//               $Log: not supported by cvs2svn $
//               $Log: not supported by cvs2svn $
 
//               Revision 1.7  2004/02/18 11:40:46  rherveille
 
//               Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command.
 
//
//               Revision 1.6  2003/08/09 07:01:33  rherveille
//               Revision 1.6  2003/08/09 07:01:33  rherveille
//               Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
//               Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
//               Fixed a potential bug in the byte controller's host-acknowledge generation.
//               Fixed a potential bug in the byte controller's host-acknowledge generation.
//
//
//               Revision 1.5  2002/12/26 15:02:32  rherveille
//               Revision 1.5  2002/12/26 15:02:32  rherveille
Line 191... Line 194...
        assign cnt_done = ~(|dcnt);
        assign cnt_done = ~(|dcnt);
 
 
        //
        //
        // state machine
        // state machine
        //
        //
        reg [4:0] c_state; // synopsis enum_state
        reg [4:0] c_state; // synopsys enum_state
 
 
        always @(posedge clk or negedge nReset)
        always @(posedge clk or negedge nReset)
          if (!nReset)
          if (!nReset)
            begin
            begin
                core_cmd <= #1 `I2C_CMD_NOP;
                core_cmd <= #1 `I2C_CMD_NOP;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.