OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_call.s43] - Diff between revs 19 and 111

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 111
Line 27... Line 27...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 111 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
 
.set    DMEM_BASE, (__data_start     )
 
.set    DMEM_200,  (__data_start+0x00)
 
.set    DMEM_212,  (__data_start+0x12)
 
.set    DMEM_216,  (__data_start+0x16)
 
.set    DMEM_21A,  (__data_start+0x1A)
 
.set    DMEM_21E,  (__data_start+0x1E)
 
.set    DMEM_220,  (__data_start+0x20)
 
.set    DMEM_250,  (__data_start+0x50)
 
.set    DMEM_252,  (__data_start+0x52)
 
.set    DMEM_300,  (__data_start+0x100)
 
 
.global main
.global main
 
 
main:
main:
        # Initialization
        # Initialization
        #------------------------
        #------------------------
 
 
        mov     #0x0252, r1        ;# Initialize stack pointer
        mov   #DMEM_252, r1        ;# Initialize stack pointer
        mov     #0x0000, r5        ;# Initialize R5
        mov     #0x0000, r5        ;# Initialize R5
 
 
 
 
        mov     #0x1000, r15
        mov     #0x1000, r15
 
 
Line 60... Line 70...
 
 
 
 
        # Addressing mode: @Rn
        # Addressing mode: @Rn
        #------------------------
        #------------------------
 
 
        mov     #0x0212, r4
        mov   #DMEM_212, r4
        mov     #0x0000, r5
        mov     #0x0000, r5
        mov   #TEST_ROUTINE_aRN, &0x0212
        mov   #TEST_ROUTINE_aRN, &DMEM_212
        mov     #0x5555, &0x0300
        mov     #0x5555, &DMEM_300
        call        @r4           ;# CALL TEST_ROUTINE_aRN
        call        @r4           ;# CALL TEST_ROUTINE_aRN
 
 
        mov     #0x3000, r15
        mov     #0x3000, r15
 
 
 
 
        # Addressing mode: @Rn+
        # Addressing mode: @Rn+
        #------------------------
        #------------------------
 
 
        mov     #0x0216, r4
        mov     #DMEM_216, r4
        mov     #0x0000, r5
        mov     #0x0000, r5
        mov   #TEST_ROUTINE_aRNi, &0x0216
        mov   #TEST_ROUTINE_aRNi, &DMEM_216
        mov     #0x5555, &0x0300
        mov     #0x5555, &DMEM_300
        call       @r4+           ;# CALL TEST_ROUTINE_aRNi
        call       @r4+           ;# CALL TEST_ROUTINE_aRNi
 
 
        mov     #0x4000, r15
        mov     #0x4000, r15
 
 
 
 
        # Addressing mode: #N
        # Addressing mode: #N
        #------------------------
        #------------------------
 
 
        mov     #0x0000, r5
        mov     #0x0000, r5
        mov     #0x5555, &0x0300
        mov     #0x5555, &DMEM_300
        call    #TEST_ROUTINE_N   ;# CALL TEST_ROUTINE_N
        call    #TEST_ROUTINE_N   ;# CALL TEST_ROUTINE_N
 
 
        mov     #0x5000, r15
        mov     #0x5000, r15
 
 
 
 
        # Addressing mode: X(Rn)
        # Addressing mode: X(Rn)
        #------------------------
        #------------------------
 
 
        mov     #0x0200, r4
        mov     #DMEM_200, r4
        mov     #0x0000, r5
        mov     #0x0000, r5
        mov  #TEST_ROUTINE_xRN, &0x021A
        mov  #TEST_ROUTINE_xRN, &DMEM_21A
        mov     #0x5555, &0x0300
        mov     #0x5555, &DMEM_300
        call      26(r4)           ;# CALL TEST_ROUTINE_xRN
        call      26(r4)           ;# CALL TEST_ROUTINE_xRN
 
 
        mov     #0x6000, r15
        mov     #0x6000, r15
 
 
 
 
        # Addressing mode: EDE
        # Addressing mode: EDE
        #------------------------
        #------------------------
.set   EDE_21E,  (__data_start+0x001E)
.set   EDE_21E,  DMEM_21E
 
 
        mov     #0x0000, r5
        mov     #0x0000, r5
        mov  #TEST_ROUTINE_EDE, &0x021E
        mov  #TEST_ROUTINE_EDE, &DMEM_21E
        mov     #0x5555, &0x0300
        mov     #0x5555, &DMEM_300
        call    EDE_21E            ;# CALL TEST_ROUTINE_EDE
        call    EDE_21E            ;# CALL TEST_ROUTINE_EDE
 
 
        mov     #0x7000, r15
        mov     #0x7000, r15
 
 
 
 
        # Addressing mode: &EDE
        # Addressing mode: &EDE
        #------------------------
        #------------------------
.set   aEDE_220,  0x0220
.set   aEDE_220,  DMEM_220
 
 
        mov     #0x0000, r5
        mov     #0x0000, r5
        mov  #TEST_ROUTINE_aEDE, &aEDE_220
        mov  #TEST_ROUTINE_aEDE, &aEDE_220
        mov     #0x5555, &0x0300
        mov     #0x5555, &DMEM_300
        call  &aEDE_220            ;# CALL TEST_ROUTINE_aEDE
        call  &aEDE_220            ;# CALL TEST_ROUTINE_aEDE
 
 
        mov     #0x8000, r15
        mov     #0x8000, r15
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.