URL
https://opencores.org/ocsvn/pci/pci/trunk
[/] [pci/] [tags/] [rel_3/] [rtl/] [verilog/] [decoder.v] - Diff between revs 2 and 6
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 6 |
Line 42... |
Line 42... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.1.1.1 2001/10/02 15:33:46 mihad
|
|
// New project directory structure
|
|
//
|
//
|
//
|
|
|
`include "constants.v"
|
`include "constants.v"
|
|
`include "timescale.v"
|
|
|
module DECODER (hit, addr_out, addr_in, base_addr, mask_addr, tran_addr, at_en) ;
|
module DECODER (hit, addr_out, addr_in, base_addr, mask_addr, tran_addr, at_en) ;
|
|
|
// Decoding address size parameter - for FPGAs 1MegByte is recommended
|
// Decoding address size parameter - for FPGAs 1MegByte is recommended
|
// MAXIMUM is 20 (4KBytes), length 12 is 1 MByte !!!
|
// MAXIMUM is 20 (4KBytes), length 12 is 1 MByte !!!
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.