Line 37... |
Line 37... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.4 2002/09/30 17:22:45 mihad
|
|
// Added support for Virtual Silicon two port RAM. Didn't run regression on it yet!
|
|
//
|
// Revision 1.3 2002/08/13 11:03:53 mihad
|
// Revision 1.3 2002/08/13 11:03:53 mihad
|
// Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image
|
// Added a few testcases. Repaired wrong reset value for PCI_AM5 register. Repaired Parity Error Detected bit setting. Changed PCI_AM0 to always enabled(regardles of PCI_AM0 define), if image 0 is used as configuration image
|
//
|
//
|
// Revision 1.2 2002/03/05 11:53:47 mihad
|
// Revision 1.2 2002/03/05 11:53:47 mihad
|
// Added some testcases, removed un-needed fifo signals
|
// Added some testcases, removed un-needed fifo signals
|
Line 203... |
Line 206... |
[000h-00Ch] First 4 DWORDs (32-bit) of PCI configuration header - the same regardless of the HEADER type !
|
[000h-00Ch] First 4 DWORDs (32-bit) of PCI configuration header - the same regardless of the HEADER type !
|
Vendor_ID is an ID for a specific vendor defined by PCI_SIG - 2321h does not belong to anyone (e.g.
|
Vendor_ID is an ID for a specific vendor defined by PCI_SIG - 2321h does not belong to anyone (e.g.
|
Xilinx's Vendor_ID is 10EEh and Altera's Vendor_ID is 1172h). Device_ID and Revision_ID should be used
|
Xilinx's Vendor_ID is 10EEh and Altera's Vendor_ID is 1172h). Device_ID and Revision_ID should be used
|
together by application.
|
together by application.
|
-----------------------------------------------------------------------------------------------------------*/
|
-----------------------------------------------------------------------------------------------------------*/
|
`define HEADER_VENDOR_ID 16'h2321
|
`define HEADER_VENDOR_ID 16'h1895
|
`define HEADER_DEVICE_ID 16'h0001
|
`define HEADER_DEVICE_ID 16'h0001
|
`define HEADER_REVISION_ID 8'h01
|
`define HEADER_REVISION_ID 8'h01
|
|
|
// Turn registered WISHBONE master outputs on or off
|
// Turn registered WISHBONE master outputs on or off
|
// all outputs from WB Master state machine are registered, if this is defined - WB bus outputs as well as
|
// all outputs from WB Master state machine are registered, if this is defined - WB bus outputs as well as
|