OpenCores
URL https://opencores.org/ocsvn/turbo8051/turbo8051/trunk

Subversion Repositories turbo8051

[/] [turbo8051/] [trunk/] [rtl/] [gmac/] [mac/] [dble_reg.v] - Diff between revs 12 and 76

Show entire file | Details | Blame | View Log

Rev 12 Rev 76
Line 12... Line 12...
////    nothing                                                   ////
////    nothing                                                   ////
////                                                              ////
////                                                              ////
////  Author(s):                                                  ////
////  Author(s):                                                  ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////      - Dinesh Annayya, dinesha@opencores.org                 ////
////                                                              ////
////                                                              ////
 
////  Revision : Mar 2, 2011                                      //// 
 
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// This source file may be used and distributed without         ////
Line 44... Line 46...
/***************************************************************
/***************************************************************
  Description:
  Description:
        Synchronizes the pulse from one clock to another
        Synchronizes the pulse from one clock to another
 * clock domain
 * clock domain
***********************************************************************/
***********************************************************************/
//`timescale 1ns/100ps
 
module half_dup_dble_reg (
module half_dup_dble_reg (
                   //outputs
                   //outputs
                   sync_out_pulse,
                   sync_out_pulse,
                   //inputs
                   //inputs
                   in_pulse,
                   in_pulse,

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.