OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] [hostController/] [sofcontroller.asf] - Diff between revs 2 and 5

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 5
Line 1... Line 1...
VERSION=1.19
VERSION=1.15
HEADER
HEADER
FILE="sofcontroller.asf"
FILE="sofcontroller.asf"
FID=407b9607
FID=407b9607
LANGUAGE=VERILOG
LANGUAGE=VERILOG
ENTITY="SOFController"
ENTITY="SOFController"
 
FRAMES=ON
FREEOID=65
FREEOID=65
"LIBRARIES=`timescale 1ns / 1ps\n`include \"usbSerialInterfaceEngine_h.v\"\n"
"LIBRARIES=//////////////////////////////////////////////////////////////////////\n////                                                              ////\n//// sofcontroller\n////                                                              ////\n//// This file is part of the usbhostslave opencores effort.\n//// http://www.opencores.org/cores/usbhostslave/                 ////\n////                                                              ////\n//// Module Description:                                          ////\n//// \n////                                                              ////\n//// To Do:                                                       ////\n//// \n////                                                              ////\n//// Author(s):                                                   ////\n//// - Steve Fielding, sfielding@base2designs.com                 ////\n////                                                              ////\n//////////////////////////////////////////////////////////////////////\n////                                                              ////\n//// Copyright (C) 2004 Steve Fielding and OPENCORES.ORG          ////\n////                                                              ////\n//// This source file may be used and distributed without         ////\n//// restriction provided that this copyright statement is not    ////\n//// removed from the file and that any derivative work contains  ////\n//// the original copyright notice and the associated disclaimer. ////\n////                                                              ////\n//// This source file is free software; you can redistribute it   ////\n//// and/or modify it under the terms of the GNU Lesser General   ////\n//// Public License as published by the Free Software Foundation; ////\n//// either version 2.1 of the License, or (at your option) any   ////\n//// later version.                                               ////\n////                                                              ////\n//// This source is distributed in the hope that it will be       ////\n//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////\n//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////\n//// PURPOSE. See the GNU Lesser General Public License for more  ////\n//// details.                                                     ////\n////                                                              ////\n//// You should have received a copy of the GNU Lesser General    ////\n//// Public License along with this source; if not, download it   ////\n//// from http://www.opencores.org/lgpl.shtml                     ////\n////                                                              ////\n//////////////////////////////////////////////////////////////////////\n//\n// $Id: sofcontroller.asf,v 1.2 2004-12-18 14:36:11 sfielding Exp $\n//\n// CVS Revision History\n//\n// $Log: not supported by cvs2svn $\n//\n`timescale 1ns / 1ps\n`include \"usbSerialInterfaceEngine_h.v\"\n"
MULTIPLEARCHSTATUS=FALSE
 
SYNTHESISATTRIBUTES=TRUE
 
HEADER_PARAM="AUTHOR,Steve"
 
HEADER_PARAM="COMPANY,Base2Designs"
 
HEADER_PARAM="CREATIONDATE,3/19/2004"
 
HEADER_PARAM="TITLE,SOFController"
 
END
END
BUNDLES
BUNDLES
B T "Declarations" 0,0,255 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
B T "Declarations" 0,0,255 0 0 1 255,255,255 0 3333 0 0000 1  "Arial" 0
B T "Conditions" 236,0,236 0 0 0 255,255,255 0 3333 0 0110 0 "Arial" 0
B T "Conditions" 0,0,0 0 0 0 255,255,255 0 3333 0 0110 1  "Arial" 0
B F "States" 0,0,0 0 0 1 0,255,0 1 3527 1480 0000 0 "Arial" 0
B F "States" 0,0,0 0 0 1 0,255,0 1 3527 1480 0000 0 "Arial" 0
B T "Actions" 0,0,0 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
B T "Actions" 0,0,0 0 0 1 255,255,255 0 3333 0 0000 1  "Arial" 0
B T "Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 0 "Arial" 0
B T "Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 1  "Arial" 0
B L "Transitions" 0,0,0 0 0 1 0,0,0 1 3527 1480 0000 0 "Arial" 0
B L "Transitions" 0,0,0 0 0 1 0,0,0 1 3527 1480 0000 0 "Arial" 0
B F "Ports" 0,0,0 0 0 1 0,255,255 1 3527 1480 0000 0 "Arial" 0
B F "Ports" 0,0,0 0 0 1 0,255,255 1 3527 1480 0000 0 "Arial" 0
B L "Errors" 255,0,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
B L "Errors" 255,0,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
B T "State Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 0 "Arial" 4
B T "State Labels" 0,0,0 0 0 0 0,0,0 0 3333 0 0000 1  "Arial" 4
B F "Current State" 255,255,0 0 0 1 255,255,0 1 3527 1480 0000 0 "Arial" 0
B F "Current State" 255,255,0 0 0 1 255,255,0 1 3527 1480 0000 0 "Arial" 0
B T "Comments" 157,157,157 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
B T "Comments" 157,157,157 0 0 1 255,255,255 0 3333 0 0000 0 "Arial" 0
B L "Info" 0,255,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
B L "Info" 0,255,0 0 3 1 255,255,255 1 3527 1480 0000 0 "Arial" 0
B F "Junction" 0,0,0 0 0 1 255,0,0 1 3527 1480 0000 0 "Arial" 0
B F "Junction" 0,0,0 0 0 1 255,0,0 1 3527 1480 0000 0 "Arial" 0
B F "Initial State Indicator" 0,0,0 0 0 1 240,140,40 1 3527 1480 0000 0 "Arial" 0
B F "Initial State Indicator" 0,0,0 0 0 1 240,140,40 1 3527 1480 0000 0 "Arial" 0
END
END
INSTHEADER 1
INSTHEADER 1
PAGE 0,0 215900,279400
PAGE 12700,12700 215900,279400
MARGINS 12700,12700 12700,12700
UPPERLEFT 0,0
 
GRID=OFF
 
GRIDSIZE 5000,5000 10000,10000
END
END
OBJECTS
OBJECTS
G 1 0 0 TEXT 0,0,0 0 0 0 255,255,255 0 3527 1480 0000 0 "Arial" 0 | 97950,263700 1 0 0 "Module: SOFController"
G 1 0 0 TEXT 0,0,0 0 0 0 255,255,255 0 3527 1480 0000 0 "Arial" 0 | 97950,263700 1 0 0 "Module: SOFController"
F 6 0 671089152 16 0 "" 0 RECT 0,0,0 0 0 1 255,255,255 0 | 15700,15700 200200,233700
F 6 0 671089152 16 0 RECT 0,0,0 0 0 1 255,255,255 0 | 15700,15700 200200,233700
L 7 6 0 TEXT "Labels" | 18700,230700 1 0 0 "sofCntl"
L 7 6 0 TEXT "Labels" | 18700,230700 1 0 0 "sofCntl"
L 8 9 0 TEXT "State Labels" | 101706,207040 1 0 0 "START_SC\n/0/"
L 8 9 0 TEXT "State Labels" | 101706,207040 1 0 0 "START_SC\n/0/"
S 9 6 0 ELLIPSE "States" | 101706,207040 6500 6500
S 9 6 0 ELLIPSE "States" | 101706,207040 6500 6500
L 10 11 0 TEXT "State Labels" | 102510,174880 1 0 0 "WAIT_SOF_EN\n/1/"
L 10 11 0 TEXT "State Labels" | 102510,174880 1 0 0 "WAIT_SOF_EN\n/1/"
S 11 6 4096 ELLIPSE "States" | 102510,174880 6500 6500
S 11 6 4096 ELLIPSE "States" | 102510,174880 6500 6500
Line 63... Line 60...
                                      64755,81944 65727,99405 63767,113072 61807,126740\
                                      64755,81944 65727,99405 63767,113072 61807,126740\
                                      62411,169554 65777,180659 69144,191764 82008,193372\
                                      62411,169554 65777,180659 69144,191764 82008,193372\
                                      86530,192015 91053,190659 96125,183689 98738,180172
                                      86530,192015 91053,190659 96125,183689 98738,180172
C 35 33 0 TEXT "Conditions" | 56071,65104 1 0 0 "SOFEnable == 1'b0"
C 35 33 0 TEXT "Conditions" | 56071,65104 1 0 0 "SOFEnable == 1'b0"
L 36 37 0 TEXT "Labels" | 26502,239200 1 0 0 "SOFTimer[15:0]"
L 36 37 0 TEXT "Labels" | 26502,239200 1 0 0 "SOFTimer[15:0]"
I 37 0 2 Builtin OutPort | 20502,239200 "" ""
I 37 0 130 Builtin OutPort | 20502,239200 "" ""
L 38 39 0 TEXT "Labels" | 28914,244024 1 0 0 "SOFEnable"
L 38 39 0 TEXT "Labels" | 28914,244024 1 0 0 "SOFEnable"
I 39 0 2 Builtin InPort | 22914,244024 "" ""
I 39 0 2 Builtin InPort | 22914,244024 "" ""
L 40 41 0 TEXT "Labels" | 90018,239200 1 0 0 "HCTxPortRdy"
L 40 41 0 TEXT "Labels" | 90018,239200 1 0 0 "HCTxPortRdy"
I 41 0 2 Builtin InPort | 84018,239200 "" ""
I 41 0 2 Builtin InPort | 84018,239200 "" ""
I 42 0 2 Builtin OutPort | 81638,244416 "" ""
I 42 0 2 Builtin OutPort | 81638,244416 "" ""
L 43 42 0 TEXT "Labels" | 87638,244416 1 0 0 "HCTxPortWEn"
L 43 42 0 TEXT "Labels" | 87638,244416 1 0 0 "HCTxPortWEn"
I 44 0 2 Builtin OutPort | 81915,250446 "" ""
I 44 0 130 Builtin OutPort | 81915,250446 "" ""
L 45 44 0 TEXT "Labels" | 87915,250446 1 0 0 "HCTxPortData[7:0]"
L 45 44 0 TEXT "Labels" | 87915,250446 1 0 0 "HCTxPortData[7:0]"
I 46 0 2 Builtin OutPort | 81312,256878 "" ""
I 46 0 130 Builtin OutPort | 81312,256878 "" ""
L 47 46 0 TEXT "Labels" | 87312,256878 1 0 0 "HCTxPortCntl[7:0]"
L 47 46 0 TEXT "Labels" | 87312,256878 1 0 0 "HCTxPortCntl[7:0]"
I 60 0 2 Builtin InPort | 23316,251905 "" ""
I 60 0 2 Builtin InPort | 23316,251905 "" ""
L 59 60 0 TEXT "Labels" | 29316,251905 1 0 0 "SOFTimerClr"
L 59 60 0 TEXT "Labels" | 29316,251905 1 0 0 "SOFTimerClr"
A 48 9 2 TEXT "Actions" | 114168,219502 1 0 0 "SOFTimer <= 16'h0000;\nHCTxPortCntl <= 8'h00;\nHCTxPortData <= 8'h00;\nHCTxPortWEn <= 1'b0;   \nHCTxPortReq <= 1'b0;"
A 48 9 2 TEXT "Actions" | 121328,217354 1 0 0 "SOFTimer <= 16'h0000;\nHCTxPortCntl <= 8'h00;\nHCTxPortData <= 8'h00;\nHCTxPortWEn <= 1'b0;   \nHCTxPortReq <= 1'b0;"
L 49 50 0 TEXT "State Labels" | 162077,151882 1 0 0 "SC_WAIT_GNT\n/4/"
L 49 50 0 TEXT "State Labels" | 162077,151882 1 0 0 "SC_WAIT_GNT\n/4/"
S 50 6 16384 ELLIPSE "States" | 162077,151882 6500 6500
S 50 6 16384 ELLIPSE "States" | 162077,151882 6500 6500
W 51 6 0 50 21 BEZIER "Transitions" | 155785,150253 143926,148645 122475,143375 110616,144581
W 51 6 0 50 21 BEZIER "Transitions" | 155785,150253 143926,148645 122475,143375 110616,144581
C 52 51 0 TEXT "Conditions" | 129444,145489 1 0 0 "HCTxPortGnt == 1'b1"
C 52 51 0 TEXT "Conditions" | 129444,145489 1 0 0 "HCTxPortGnt == 1'b1"
A 53 22 16 TEXT "Actions" | 118898,162608 1 0 0 "HCTxPortReq <= 1'b1;"
A 53 22 16 TEXT "Actions" | 118898,162608 1 0 0 "HCTxPortReq <= 1'b1;"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.