URL
https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 9 |
Rev 12 |
#
|
#
|
# Logical Preferences generated for Lattice by Synplify maplat, Build 618R.
|
# Logical Preferences generated for Lattice by Synplify maplat, Build 800R.
|
#
|
#
|
|
|
# Period Constraints
|
# Period Constraints
|
FREQUENCY PORT "clk40_i" 1.0 MHz;
|
FREQUENCY PORT "clk40_i" 1.0 MHz;
|
|
|
|
|
# Output Constraints
|
# Output Constraints
|
|
|
# Input Constraints
|
# Input Constraints
|
|
|
# Point-to-point Delay Constraints
|
# Point-to-point Delay Constraints
|
|
|
|
|
|
|
# Block Path Constraints
|
# Block Path Constraints
|
|
|
BLOCK ASYNCPATHS;
|
BLOCK ASYNCPATHS;
|
|
|
# End of generated Logical Preferences.
|
# End of generated Logical Preferences.
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.