/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// WISHBONE AC 97 Controller ////
|
//// WISHBONE AC 97 Controller ////
|
//// Register File ////
|
//// Register File ////
|
//// ////
|
//// ////
|
//// ////
|
//// ////
|
//// Author: Rudolf Usselmann ////
|
//// Author: Rudolf Usselmann ////
|
//// rudi@asics.ws ////
|
//// rudi@asics.ws ////
|
//// ////
|
//// ////
|
//// ////
|
//// ////
|
//// Downloaded from: http://www.opencores.org/cores/ac97_ctrl/ ////
|
//// Downloaded from: http://www.opencores.org/cores/ac97_ctrl/ ////
|
//// ////
|
//// ////
|
/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000-2002 Rudolf Usselmann ////
|
//// Copyright (C) 2000-2002 Rudolf Usselmann ////
|
//// www.asics.ws ////
|
//// www.asics.ws ////
|
//// rudi@asics.ws ////
|
//// rudi@asics.ws ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer.////
|
//// the original copyright notice and the associated disclaimer.////
|
//// ////
|
//// ////
|
//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
|
//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
|
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////
|
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////
|
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////
|
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////
|
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////
|
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////
|
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////
|
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////
|
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////
|
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////
|
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////
|
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////
|
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////
|
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////
|
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////
|
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////
|
//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////
|
//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////
|
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////
|
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////
|
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////
|
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////
|
//// POSSIBILITY OF SUCH DAMAGE. ////
|
//// POSSIBILITY OF SUCH DAMAGE. ////
|
//// ////
|
//// ////
|
/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
|
|
// CVS Log
|
// CVS Log
|
//
|
//
|
// $Id: ac97_rf.v,v 1.4 2002-09-19 06:30:56 rudi Exp $
|
// $Id: ac97_rf.v,v 1.4 2002-09-19 06:30:56 rudi Exp $
|
//
|
//
|
// $Date: 2002-09-19 06:30:56 $
|
// $Date: 2002-09-19 06:30:56 $
|
// $Revision: 1.4 $
|
// $Revision: 1.4 $
|
// $Author: rudi $
|
// $Author: rudi $
|
// $Locker: $
|
// $Locker: $
|
// $State: Exp $
|
// $State: Exp $
|
//
|
//
|
// Change History:
|
// Change History:
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
// Revision 1.3 2002/03/05 04:44:05 rudi
|
// Revision 1.3 2002/03/05 04:44:05 rudi
|
//
|
//
|
// - Fixed the order of the thrash hold bits to match the spec.
|
// - Fixed the order of the thrash hold bits to match the spec.
|
// - Many minor synthesis cleanup items ...
|
// - Many minor synthesis cleanup items ...
|
//
|
//
|
// Revision 1.2 2001/08/10 08:09:42 rudi
|
// Revision 1.2 2001/08/10 08:09:42 rudi
|
//
|
//
|
// - Removed RTY_O output.
|
// - Removed RTY_O output.
|
// - Added Clock and Reset Inputs to documentation.
|
// - Added Clock and Reset Inputs to documentation.
|
// - Changed IO names to be more clear.
|
// - Changed IO names to be more clear.
|
// - Uniquifyed define names to be core specific.
|
// - Uniquifyed define names to be core specific.
|
//
|
//
|
// Revision 1.1 2001/08/03 06:54:50 rudi
|
// Revision 1.1 2001/08/03 06:54:50 rudi
|
//
|
//
|
//
|
//
|
// - Changed to new directory structure
|
// - Changed to new directory structure
|
//
|
//
|
// Revision 1.1.1.1 2001/05/19 02:29:17 rudi
|
// Revision 1.1.1.1 2001/05/19 02:29:17 rudi
|
// Initial Checkin
|
// Initial Checkin
|
//
|
//
|
//
|
//
|
//
|
//
|
//
|
//
|
|
|
`include "ac97_defines.v"
|
`include "ac97_defines.v"
|
|
|
module ac97_rf(clk, rst,
|
module ac97_rf(clk, rst,
|
|
|
adr, rf_dout, rf_din,
|
adr, rf_dout, rf_din,
|
rf_we, rf_re, int, ac97_rst_force,
|
rf_we, rf_re, int, ac97_rst_force,
|
resume_req, suspended,
|
resume_req, suspended,
|
|
|
crac_we, crac_din, crac_out,
|
crac_we, crac_din, crac_out,
|
crac_rd_done, crac_wr_done,
|
crac_rd_done, crac_wr_done,
|
|
|
oc0_cfg, oc1_cfg, oc2_cfg, oc3_cfg, oc4_cfg, oc5_cfg,
|
oc0_cfg, oc1_cfg, oc2_cfg, oc3_cfg, oc4_cfg, oc5_cfg,
|
ic0_cfg, ic1_cfg, ic2_cfg,
|
ic0_cfg, ic1_cfg, ic2_cfg,
|
oc0_int_set, oc1_int_set, oc2_int_set, oc3_int_set,
|
oc0_int_set, oc1_int_set, oc2_int_set, oc3_int_set,
|
oc4_int_set, oc5_int_set,
|
oc4_int_set, oc5_int_set,
|
ic0_int_set, ic1_int_set, ic2_int_set
|
ic0_int_set, ic1_int_set, ic2_int_set
|
|
|
);
|
);
|
|
|
input clk,rst;
|
input clk,rst;
|
|
|
input [3:0] adr;
|
input [3:0] adr;
|
output [31:0] rf_dout;
|
output [31:0] rf_dout;
|
input [31:0] rf_din;
|
input [31:0] rf_din;
|
input rf_we;
|
input rf_we;
|
input rf_re;
|
input rf_re;
|
output int;
|
output int;
|
output ac97_rst_force;
|
output ac97_rst_force;
|
output resume_req;
|
output resume_req;
|
input suspended;
|
input suspended;
|
|
|
output crac_we;
|
output crac_we;
|
input [15:0] crac_din;
|
input [15:0] crac_din;
|
output [31:0] crac_out;
|
output [31:0] crac_out;
|
input crac_rd_done, crac_wr_done;
|
input crac_rd_done, crac_wr_done;
|
|
|
output [7:0] oc0_cfg;
|
output [7:0] oc0_cfg;
|
output [7:0] oc1_cfg;
|
output [7:0] oc1_cfg;
|
output [7:0] oc2_cfg;
|
output [7:0] oc2_cfg;
|
output [7:0] oc3_cfg;
|
output [7:0] oc3_cfg;
|
output [7:0] oc4_cfg;
|
output [7:0] oc4_cfg;
|
output [7:0] oc5_cfg;
|
output [7:0] oc5_cfg;
|
|
|
output [7:0] ic0_cfg;
|
output [7:0] ic0_cfg;
|
output [7:0] ic1_cfg;
|
output [7:0] ic1_cfg;
|
output [7:0] ic2_cfg;
|
output [7:0] ic2_cfg;
|
|
|
input [2:0] oc0_int_set;
|
input [2:0] oc0_int_set;
|
input [2:0] oc1_int_set;
|
input [2:0] oc1_int_set;
|
input [2:0] oc2_int_set;
|
input [2:0] oc2_int_set;
|
input [2:0] oc3_int_set;
|
input [2:0] oc3_int_set;
|
input [2:0] oc4_int_set;
|
input [2:0] oc4_int_set;
|
input [2:0] oc5_int_set;
|
input [2:0] oc5_int_set;
|
input [2:0] ic0_int_set;
|
input [2:0] ic0_int_set;
|
input [2:0] ic1_int_set;
|
input [2:0] ic1_int_set;
|
input [2:0] ic2_int_set;
|
input [2:0] ic2_int_set;
|
|
|
////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Local Wires
|
// Local Wires
|
//
|
//
|
|
|
reg [31:0] rf_dout;
|
reg [31:0] rf_dout;
|
|
|
reg [31:0] csr_r;
|
reg [31:0] csr_r;
|
reg [31:0] occ0_r;
|
reg [31:0] occ0_r;
|
reg [15:0] occ1_r;
|
reg [15:0] occ1_r;
|
reg [23:0] icc_r;
|
reg [23:0] icc_r;
|
reg [31:0] crac_r;
|
reg [31:0] crac_r;
|
reg [28:0] intm_r;
|
reg [28:0] intm_r;
|
reg [28:0] ints_r;
|
reg [28:0] ints_r;
|
reg int;
|
reg int;
|
wire [28:0] int_all;
|
wire [28:0] int_all;
|
wire [31:0] csr, occ0, occ1, icc, crac, intm, ints;
|
wire [31:0] csr, occ0, occ1, icc, crac, intm, ints;
|
reg [15:0] crac_dout_r;
|
reg [15:0] crac_dout_r;
|
reg ac97_rst_force;
|
reg ac97_rst_force;
|
reg resume_req;
|
reg resume_req;
|
|
|
// Aliases
|
// Aliases
|
assign csr = {30'h0, suspended, 1'h0};
|
assign csr = {30'h0, suspended, 1'h0};
|
assign occ0 = occ0_r;
|
assign occ0 = occ0_r;
|
assign occ1 = {16'h0, occ1_r};
|
assign occ1 = {16'h0, occ1_r};
|
assign icc = {8'h0, icc_r};
|
assign icc = {8'h0, icc_r};
|
assign crac = {crac_r[7], 8'h0, crac_r[6:0], crac_din};
|
assign crac = {crac_r[7], 8'h0, crac_r[6:0], crac_din};
|
assign intm = {3'h0, intm_r};
|
assign intm = {3'h0, intm_r};
|
assign ints = {3'h0, ints_r};
|
assign ints = {3'h0, ints_r};
|
|
|
assign crac_out = {crac_r[7], 8'h0, crac_r[6:0], crac_dout_r};
|
assign crac_out = {crac_r[7], 8'h0, crac_r[6:0], crac_dout_r};
|
|
|
////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Register WISHBONE Interface
|
// Register WISHBONE Interface
|
//
|
//
|
|
|
always @(adr or csr or occ0 or occ1 or icc or crac or intm or ints)
|
always @(adr or csr or occ0 or occ1 or icc or crac or intm or ints)
|
case(adr[2:0]) // synopsys parallel_case full_case
|
case(adr[2:0]) // synopsys parallel_case full_case
|
0: rf_dout = csr;
|
0: rf_dout = csr;
|
1: rf_dout = occ0;
|
1: rf_dout = occ0;
|
2: rf_dout = occ1;
|
2: rf_dout = occ1;
|
3: rf_dout = icc;
|
3: rf_dout = icc;
|
4: rf_dout = crac;
|
4: rf_dout = crac;
|
5: rf_dout = intm;
|
5: rf_dout = intm;
|
6: rf_dout = ints;
|
6: rf_dout = ints;
|
endcase
|
endcase
|
|
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) csr_r <= #1 1'b0;
|
if(!rst) csr_r <= #1 1'b0;
|
else
|
else
|
if(rf_we & (adr[2:0]==3'h0)) csr_r <= #1 rf_din;
|
if(rf_we & (adr[2:0]==3'h0)) csr_r <= #1 rf_din;
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
if(rf_we & (adr[2:0]==3'h0)) ac97_rst_force <= #1 rf_din[0];
|
if(rf_we & (adr[2:0]==3'h0)) ac97_rst_force <= #1 rf_din[0];
|
else ac97_rst_force <= #1 1'b0;
|
else ac97_rst_force <= #1 1'b0;
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
if(rf_we & (adr[2:0]==3'h0)) resume_req <= #1 rf_din[1];
|
if(rf_we & (adr[2:0]==3'h0)) resume_req <= #1 rf_din[1];
|
else resume_req <= #1 1'b0;
|
else resume_req <= #1 1'b0;
|
|
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) occ0_r <= #1 1'b0;
|
if(!rst) occ0_r <= #1 1'b0;
|
else
|
else
|
if(rf_we & (adr[2:0]==3'h1)) occ0_r <= #1 rf_din;
|
if(rf_we & (adr[2:0]==3'h1)) occ0_r <= #1 rf_din;
|
|
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) occ1_r <= #1 1'b0;
|
if(!rst) occ1_r <= #1 1'b0;
|
else
|
else
|
if(rf_we & (adr[2:0]==3'h2)) occ1_r <= #1 rf_din[23:0];
|
if(rf_we & (adr[2:0]==3'h2)) occ1_r <= #1 rf_din[23:0];
|
|
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) icc_r <= #1 1'b0;
|
if(!rst) icc_r <= #1 1'b0;
|
else
|
else
|
if(rf_we & (adr[2:0]==3'h3)) icc_r <= #1 rf_din[23:0];
|
if(rf_we & (adr[2:0]==3'h3)) icc_r <= #1 rf_din[23:0];
|
|
|
assign crac_we = rf_we & (adr[2:0]==3'h4);
|
assign crac_we = rf_we & (adr[2:0]==3'h4);
|
|
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) crac_r <= #1 1'b0;
|
if(!rst) crac_r <= #1 1'b0;
|
else
|
else
|
if(crac_we) crac_r <= #1 {rf_din[31], rf_din[22:16]};
|
if(crac_we) crac_r <= #1 {rf_din[31], rf_din[22:16]};
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
if(crac_we) crac_dout_r <= #1 rf_din[15:0];
|
if(crac_we) crac_dout_r <= #1 rf_din[15:0];
|
|
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) intm_r <= #1 1'b0;
|
if(!rst) intm_r <= #1 1'b0;
|
else
|
else
|
if(rf_we & (adr[2:0]==3'h5)) intm_r <= #1 rf_din[28:0];
|
if(rf_we & (adr[2:0]==3'h5)) intm_r <= #1 rf_din[28:0];
|
|
|
// Interrupt Source Register
|
// Interrupt Source Register
|
always @(posedge clk or negedge rst)
|
always @(posedge clk or negedge rst)
|
if(!rst) ints_r <= #1 1'b0;
|
if(!rst) ints_r <= #1 1'b0;
|
else
|
else
|
if(rf_re & (adr[2:0]==3'h6)) ints_r <= #1 1'b0;
|
if(rf_re & (adr[2:0]==3'h6)) ints_r <= #1 1'b0;
|
else
|
else
|
begin
|
begin
|
if(crac_rd_done) ints_r[0] <= #1 1'b1;
|
if(crac_rd_done) ints_r[0] <= #1 1'b1;
|
if(crac_wr_done) ints_r[1] <= #1 1'b1;
|
if(crac_wr_done) ints_r[1] <= #1 1'b1;
|
if(oc0_int_set[0]) ints_r[2] <= #1 1'b1;
|
if(oc0_int_set[0]) ints_r[2] <= #1 1'b1;
|
if(oc0_int_set[1]) ints_r[3] <= #1 1'b1;
|
if(oc0_int_set[1]) ints_r[3] <= #1 1'b1;
|
if(oc0_int_set[2]) ints_r[4] <= #1 1'b1;
|
if(oc0_int_set[2]) ints_r[4] <= #1 1'b1;
|
if(oc1_int_set[0]) ints_r[5] <= #1 1'b1;
|
if(oc1_int_set[0]) ints_r[5] <= #1 1'b1;
|
if(oc1_int_set[1]) ints_r[6] <= #1 1'b1;
|
if(oc1_int_set[1]) ints_r[6] <= #1 1'b1;
|
if(oc1_int_set[2]) ints_r[7] <= #1 1'b1;
|
if(oc1_int_set[2]) ints_r[7] <= #1 1'b1;
|
`ifdef AC97_CENTER
|
`ifdef AC97_CENTER
|
if(oc2_int_set[0]) ints_r[8] <= #1 1'b1;
|
if(oc2_int_set[0]) ints_r[8] <= #1 1'b1;
|
if(oc2_int_set[1]) ints_r[9] <= #1 1'b1;
|
if(oc2_int_set[1]) ints_r[9] <= #1 1'b1;
|
if(oc2_int_set[2]) ints_r[10] <= #1 1'b1;
|
if(oc2_int_set[2]) ints_r[10] <= #1 1'b1;
|
`endif
|
`endif
|
|
|
`ifdef AC97_SURROUND
|
`ifdef AC97_SURROUND
|
if(oc3_int_set[0]) ints_r[11] <= #1 1'b1;
|
if(oc3_int_set[0]) ints_r[11] <= #1 1'b1;
|
if(oc3_int_set[1]) ints_r[12] <= #1 1'b1;
|
if(oc3_int_set[1]) ints_r[12] <= #1 1'b1;
|
if(oc3_int_set[2]) ints_r[13] <= #1 1'b1;
|
if(oc3_int_set[2]) ints_r[13] <= #1 1'b1;
|
if(oc4_int_set[0]) ints_r[14] <= #1 1'b1;
|
if(oc4_int_set[0]) ints_r[14] <= #1 1'b1;
|
if(oc4_int_set[1]) ints_r[15] <= #1 1'b1;
|
if(oc4_int_set[1]) ints_r[15] <= #1 1'b1;
|
if(oc4_int_set[2]) ints_r[16] <= #1 1'b1;
|
if(oc4_int_set[2]) ints_r[16] <= #1 1'b1;
|
`endif
|
`endif
|
|
|
`ifdef AC97_LFE
|
`ifdef AC97_LFE
|
if(oc5_int_set[0]) ints_r[17] <= #1 1'b1;
|
if(oc5_int_set[0]) ints_r[17] <= #1 1'b1;
|
if(oc5_int_set[1]) ints_r[18] <= #1 1'b1;
|
if(oc5_int_set[1]) ints_r[18] <= #1 1'b1;
|
if(oc5_int_set[2]) ints_r[19] <= #1 1'b1;
|
if(oc5_int_set[2]) ints_r[19] <= #1 1'b1;
|
`endif
|
`endif
|
|
|
`ifdef AC97_SIN
|
`ifdef AC97_SIN
|
if(ic0_int_set[0]) ints_r[20] <= #1 1'b1;
|
if(ic0_int_set[0]) ints_r[20] <= #1 1'b1;
|
if(ic0_int_set[1]) ints_r[21] <= #1 1'b1;
|
if(ic0_int_set[1]) ints_r[21] <= #1 1'b1;
|
if(ic0_int_set[2]) ints_r[22] <= #1 1'b1;
|
if(ic0_int_set[2]) ints_r[22] <= #1 1'b1;
|
if(ic1_int_set[0]) ints_r[23] <= #1 1'b1;
|
if(ic1_int_set[0]) ints_r[23] <= #1 1'b1;
|
if(ic1_int_set[1]) ints_r[24] <= #1 1'b1;
|
if(ic1_int_set[1]) ints_r[24] <= #1 1'b1;
|
if(ic1_int_set[2]) ints_r[25] <= #1 1'b1;
|
if(ic1_int_set[2]) ints_r[25] <= #1 1'b1;
|
`endif
|
`endif
|
|
|
`ifdef AC97_MICIN
|
`ifdef AC97_MICIN
|
if(ic2_int_set[0]) ints_r[26] <= #1 1'b1;
|
if(ic2_int_set[0]) ints_r[26] <= #1 1'b1;
|
if(ic2_int_set[1]) ints_r[27] <= #1 1'b1;
|
if(ic2_int_set[1]) ints_r[27] <= #1 1'b1;
|
if(ic2_int_set[2]) ints_r[28] <= #1 1'b1;
|
if(ic2_int_set[2]) ints_r[28] <= #1 1'b1;
|
`endif
|
`endif
|
end
|
end
|
|
|
////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Register Internal Interface
|
// Register Internal Interface
|
//
|
//
|
|
|
assign oc0_cfg = occ0[7:0];
|
assign oc0_cfg = occ0[7:0];
|
assign oc1_cfg = occ0[15:8];
|
assign oc1_cfg = occ0[15:8];
|
assign oc2_cfg = occ0[23:16];
|
assign oc2_cfg = occ0[23:16];
|
assign oc3_cfg = occ0[31:24];
|
assign oc3_cfg = occ0[31:24];
|
assign oc4_cfg = occ1[7:0];
|
assign oc4_cfg = occ1[7:0];
|
assign oc5_cfg = occ1[15:8];
|
assign oc5_cfg = occ1[15:8];
|
|
|
assign ic0_cfg = icc[7:0];
|
assign ic0_cfg = icc[7:0];
|
assign ic1_cfg = icc[15:8];
|
assign ic1_cfg = icc[15:8];
|
assign ic2_cfg = icc[23:16];
|
assign ic2_cfg = icc[23:16];
|
|
|
////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Interrupt Generation
|
// Interrupt Generation
|
//
|
//
|
|
|
assign int_all = intm_r & ints_r;
|
assign int_all = intm_r & ints_r;
|
|
|
always @(posedge clk)
|
always @(posedge clk)
|
int <= #1 |int_all;
|
int <= #1 |int_all;
|
|
|
endmodule
|
endmodule
|
|
|
