Subversion Repositories ac97

###############################################################################

###############################################################################

#

#

# Design Specification

# Design Specification

#

#

# Author: Rudolf Usselmann

# Author: Rudolf Usselmann

#         rudi@asics.ws

#         rudi@asics.ws

#

#

# Revision:

# Revision:

# 3/7/01 RU Initial Sript

# 3/7/01 RU Initial Sript

#

#

#

#

###############################################################################

###############################################################################

# ==============================================

# ==============================================

# Setup Design Parameters

# Setup Design Parameters

set design_files {ac97_fifo_ctrl ac97_dma_req ac97_cra ac97_prc ac97_soc ac97_in_fifo ac97_rf ac97_sout ac97_dma_if ac97_int ac97_rst ac97_out_fifo ac97_sin ac97_wb_if ac97_top}

set design_files {ac97_fifo_ctrl ac97_dma_req ac97_cra ac97_prc ac97_soc ac97_in_fifo ac97_rf ac97_sout ac97_dma_if ac97_int ac97_rst ac97_out_fifo ac97_sin ac97_wb_if ac97_top}

set design_name ac97_top

set design_name ac97_top

set active_design ac97_top

set active_design ac97_top

# Next Statement defines all clocks and resets in the design

# Next Statement defines all clocks and resets in the design

set special_net {rst clk bit_clk}

set special_net {rst clk bit_clk}

set hdl_src_dir ../../rtl/verilog/

set hdl_src_dir ../../rtl/verilog/