OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sw/] [gccrom] - Diff between revs 79 and 104

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 79 Rev 104
#!/bin/sh
#!/bin/sh
# $Id: gccrom,v 1.12 2007-12-11 00:44:32 sybreon Exp $
# $Id: gccrom,v 1.13 2008-01-19 16:42:54 sybreon Exp $
 
 
 
# Compile using C++ pre-processor
 
mb-g++ -g -Wl,-defsym -Wl,_HEAP_SIZE=0x800 -mxl-soft-div -msoft-float -mxl-barrel-shift -mno-xl-soft-mul -mno-clearbss $@ -o rom.elf -lc_m_bs -lm_m_bs && \
 
 
 
# Create a text listing of the compiled code
 
mb-objdump -DSC rom.elf > rom.dump && \
 
 
 
# Convert the ELF file to an SREC file
 
mb-objcopy -O srec rom.elf rom.srec && \
 
 
 
# Generate a Verilog VMEM file from the SREC file
 
srec_cat rom.srec -o ../sim/dump.vmem -vmem 32 && \
 
 
 
# Cleanup code
 
rm rom.srec && \
 
 
 
# Say Cheeze!
 
echo "ROM generated"
 
 
# $Log: not supported by cvs2svn $
# $Log: not supported by cvs2svn $
 
# Revision 1.12  2007/12/11 00:44:32  sybreon
 
# Modified for AEMB2
 
#
# Revision 1.11  2007/11/30 17:09:27  sybreon
# Revision 1.11  2007/11/30 17:09:27  sybreon
# Minor code cleanup.
# Minor code cleanup.
#
#
# Revision 1.10  2007/11/20 18:35:34  sybreon
# Revision 1.10  2007/11/20 18:35:34  sybreon
# Generate VMEM instead of HEX dumps of programme.
# Generate VMEM instead of HEX dumps of programme.
#
#
# Revision 1.9  2007/11/18 19:41:46  sybreon
# Revision 1.9  2007/11/18 19:41:46  sybreon
# Minor simulation fixes.
# Minor simulation fixes.
#
#
# Revision 1.8  2007/11/09 20:52:37  sybreon
# Revision 1.8  2007/11/09 20:52:37  sybreon
# Added some compilation optimisations.
# Added some compilation optimisations.
#
#
# Revision 1.7  2007/11/04 05:16:25  sybreon
# Revision 1.7  2007/11/04 05:16:25  sybreon
# Added -msoft-float and -mxl-soft-div compiler flags.
# Added -msoft-float and -mxl-soft-div compiler flags.
#
#
# Revision 1.6  2007/11/02 03:25:46  sybreon
# Revision 1.6  2007/11/02 03:25:46  sybreon
# New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
# New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
# Fixed various minor data hazard bugs.
# Fixed various minor data hazard bugs.
# Code compatible with -O0/1/2/3/s generated code.
# Code compatible with -O0/1/2/3/s generated code.
#
#
# Revision 1.5  2007/10/22 19:14:38  sybreon
# Revision 1.5  2007/10/22 19:14:38  sybreon
# Recommended to compile code with -O2/3/s
# Recommended to compile code with -O2/3/s
#
#
# Revision 1.4  2007/04/30 15:57:31  sybreon
# Revision 1.4  2007/04/30 15:57:31  sybreon
# Modified compilation sequence.
# Modified compilation sequence.
#
#
# Revision 1.3  2007/04/25 22:15:06  sybreon
# Revision 1.3  2007/04/25 22:15:06  sybreon
# Added support for 8-bit and 16-bit data types.
# Added support for 8-bit and 16-bit data types.
#
#
# Revision 1.2  2007/04/04 06:14:39  sybreon
# Revision 1.2  2007/04/04 06:14:39  sybreon
# Minor changes
# Minor changes
#
#
# Revision 1.1  2007/03/09 17:41:56  sybreon
# Revision 1.1  2007/03/09 17:41:56  sybreon
# initial import
# initial import
#
 
 
 
# Compile using C++ pre-processor
 
mb-g++ -g  -Wl,-defsym -Wl,_STACK_SIZE=0x400 -mxl-soft-div -msoft-float -mxl-barrel-shift -mno-xl-soft-mul -o rom.elf $@ && \
 
 
 
# Create a text listing of the compiled code
 
mb-objdump -dSC rom.elf > rom.dump && \
 
 
 
# Convert the ELF file to an SREC file
 
mb-objcopy -O srec rom.elf rom.srec && \
 
 
 
# Generate a Verilog VMEM file from the SREC file
 
srec_cat rom.srec -o ../sim/dump.vmem -vmem 32 && \
 
 
 
# Cleanup code
 
rm rom.srec && \
 
 
 
# Say Cheeze!
 
echo "ROM generated"
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.