;
|
;
|
; Copyright Model Technology, a Mentor Graphics Corporation company 2004,
|
; Copyright Model Technology, a Mentor Graphics Corporation company 2004,
|
; All rights reserved.
|
; All rights reserved.
|
;
|
;
|
|
|
[Library]
|
[Library]
|
others = $MODEL_TECH/../modelsim.ini
|
others = $MODEL_TECH/../modelsim.ini
|
work = work
|
work = work
|
[vcom]
|
[vcom]
|
; VHDL93 variable selects language version as the default.
|
; VHDL93 variable selects language version as the default.
|
; Default is VHDL-2002.
|
; Default is VHDL-2002.
|
; Value of 0 or 1987 for VHDL-1987.
|
; Value of 0 or 1987 for VHDL-1987.
|
; Value of 1 or 1993 for VHDL-1993.
|
; Value of 1 or 1993 for VHDL-1993.
|
; Default or value of 2 or 2002 for VHDL-2002.
|
; Default or value of 2 or 2002 for VHDL-2002.
|
VHDL93 = 2002
|
VHDL93 = 2002
|
|
|
; Show source line containing error. Default is off.
|
; Show source line containing error. Default is off.
|
; Show_source = 1
|
; Show_source = 1
|
|
|
; Turn off unbound-component warnings. Default is on.
|
; Turn off unbound-component warnings. Default is on.
|
; Show_Warning1 = 0
|
; Show_Warning1 = 0
|
|
|
; Turn off process-without-a-wait-statement warnings. Default is on.
|
; Turn off process-without-a-wait-statement warnings. Default is on.
|
; Show_Warning2 = 0
|
; Show_Warning2 = 0
|
|
|
; Turn off null-range warnings. Default is on.
|
; Turn off null-range warnings. Default is on.
|
; Show_Warning3 = 0
|
; Show_Warning3 = 0
|
|
|
; Turn off no-space-in-time-literal warnings. Default is on.
|
; Turn off no-space-in-time-literal warnings. Default is on.
|
; Show_Warning4 = 0
|
; Show_Warning4 = 0
|
|
|
; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
|
; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
|
; Show_Warning5 = 0
|
; Show_Warning5 = 0
|
|
|
; Turn off optimization for IEEE std_logic_1164 package. Default is on.
|
; Turn off optimization for IEEE std_logic_1164 package. Default is on.
|
; Optimize_1164 = 0
|
; Optimize_1164 = 0
|
|
|
; Turn on resolving of ambiguous function overloading in favor of the
|
; Turn on resolving of ambiguous function overloading in favor of the
|
; "explicit" function declaration (not the one automatically created by
|
; "explicit" function declaration (not the one automatically created by
|
; the compiler for each type declaration). Default is off.
|
; the compiler for each type declaration). Default is off.
|
; The .ini file has Explict enabled so that std_logic_signed/unsigned
|
; The .ini file has Explict enabled so that std_logic_signed/unsigned
|
; will match the behavior of synthesis tools.
|
; will match the behavior of synthesis tools.
|
Explicit = 1
|
Explicit = 1
|
|
|
; Turn off acceleration of the VITAL packages. Default is to accelerate.
|
; Turn off acceleration of the VITAL packages. Default is to accelerate.
|
; NoVital = 1
|
; NoVital = 1
|
|
|
; Turn off VITAL compliance checking. Default is checking on.
|
; Turn off VITAL compliance checking. Default is checking on.
|
; NoVitalCheck = 1
|
; NoVitalCheck = 1
|
|
|
; Ignore VITAL compliance checking errors. Default is to not ignore.
|
; Ignore VITAL compliance checking errors. Default is to not ignore.
|
; IgnoreVitalErrors = 1
|
; IgnoreVitalErrors = 1
|
|
|
; Turn off VITAL compliance checking warnings. Default is to show warnings.
|
; Turn off VITAL compliance checking warnings. Default is to show warnings.
|
; Show_VitalChecksWarnings = 0
|
; Show_VitalChecksWarnings = 0
|
|
|
; Turn off PSL assertion warning messges. Default is to show warnings.
|
; Turn off PSL assertion warning messges. Default is to show warnings.
|
; Show_PslChecksWarnings = 0
|
; Show_PslChecksWarnings = 0
|
|
|
; Enable parsing of embedded PSL assertions. Default is enabled.
|
; Enable parsing of embedded PSL assertions. Default is enabled.
|
; EmbeddedPsl = 0
|
; EmbeddedPsl = 0
|
|
|
; Keep silent about case statement static warnings.
|
; Keep silent about case statement static warnings.
|
; Default is to give a warning.
|
; Default is to give a warning.
|
; NoCaseStaticError = 1
|
; NoCaseStaticError = 1
|
|
|
; Keep silent about warnings caused by aggregates that are not locally static.
|
; Keep silent about warnings caused by aggregates that are not locally static.
|
; Default is to give a warning.
|
; Default is to give a warning.
|
; NoOthersStaticError = 1
|
; NoOthersStaticError = 1
|
|
|
; Treat as errors:
|
; Treat as errors:
|
; case statement static warnings
|
; case statement static warnings
|
; warnings caused by aggregates that are not locally static
|
; warnings caused by aggregates that are not locally static
|
; Overrides NoCaseStaticError, NoOthersStaticError settings.
|
; Overrides NoCaseStaticError, NoOthersStaticError settings.
|
; PedanticErrors = 1
|
; PedanticErrors = 1
|
|
|
; Turn off inclusion of debugging info within design units.
|
; Turn off inclusion of debugging info within design units.
|
; Default is to include debugging info.
|
; Default is to include debugging info.
|
; NoDebug = 1
|
; NoDebug = 1
|
|
|
; Turn off "Loading..." messages. Default is messages on.
|
; Turn off "Loading..." messages. Default is messages on.
|
; Quiet = 1
|
; Quiet = 1
|
|
|
; Turn on some limited synthesis rule compliance checking. Checks only:
|
; Turn on some limited synthesis rule compliance checking. Checks only:
|
; -- signals used (read) by a process must be in the sensitivity list
|
; -- signals used (read) by a process must be in the sensitivity list
|
; CheckSynthesis = 1
|
; CheckSynthesis = 1
|
|
|
; Activate optimizations on expressions that do not involve signals,
|
; Activate optimizations on expressions that do not involve signals,
|
; waits, or function/procedure/task invocations. Default is off.
|
; waits, or function/procedure/task invocations. Default is off.
|
; ScalarOpts = 1
|
; ScalarOpts = 1
|
|
|
; Require the user to specify a configuration for all bindings,
|
; Require the user to specify a configuration for all bindings,
|
; and do not generate a compile time default binding for the
|
; and do not generate a compile time default binding for the
|
; component. This will result in an elaboration error of
|
; component. This will result in an elaboration error of
|
; 'component not bound' if the user fails to do so. Avoids the rare
|
; 'component not bound' if the user fails to do so. Avoids the rare
|
; issue of a false dependency upon the unused default binding.
|
; issue of a false dependency upon the unused default binding.
|
; RequireConfigForAllDefaultBinding = 1
|
; RequireConfigForAllDefaultBinding = 1
|
|
|
; Inhibit range checking on subscripts of arrays. Range checking on
|
; Inhibit range checking on subscripts of arrays. Range checking on
|
; scalars defined with subtypes is inhibited by default.
|
; scalars defined with subtypes is inhibited by default.
|
; NoIndexCheck = 1
|
; NoIndexCheck = 1
|
|
|
; Inhibit range checks on all (implicit and explicit) assignments to
|
; Inhibit range checks on all (implicit and explicit) assignments to
|
; scalar objects defined with subtypes.
|
; scalar objects defined with subtypes.
|
; NoRangeCheck = 1
|
; NoRangeCheck = 1
|
|
|
[vlog]
|
[vlog]
|
|
|
; Turn off inclusion of debugging info within design units.
|
; Turn off inclusion of debugging info within design units.
|
; Default is to include debugging info.
|
; Default is to include debugging info.
|
; NoDebug = 1
|
; NoDebug = 1
|
|
|
; Turn on `protect compiler directive processing.
|
; Turn on `protect compiler directive processing.
|
; Default is to ignore `protect directives.
|
; Default is to ignore `protect directives.
|
; Protect = 1
|
; Protect = 1
|
|
|
; Turn off "Loading..." messages. Default is messages on.
|
; Turn off "Loading..." messages. Default is messages on.
|
; Quiet = 1
|
; Quiet = 1
|
|
|
; Turn on Verilog hazard checking (order-dependent accessing of global vars).
|
; Turn on Verilog hazard checking (order-dependent accessing of global vars).
|
; Default is off.
|
; Default is off.
|
; Hazard = 1
|
; Hazard = 1
|
|
|
; Turn on converting regular Verilog identifiers to uppercase. Allows case
|
; Turn on converting regular Verilog identifiers to uppercase. Allows case
|
; insensitivity for module names. Default is no conversion.
|
; insensitivity for module names. Default is no conversion.
|
; UpCase = 1
|
; UpCase = 1
|
|
|
; Turn on incremental compilation of modules. Default is off.
|
; Turn on incremental compilation of modules. Default is off.
|
; Incremental = 1
|
; Incremental = 1
|
|
|
; Activate optimizations on expressions that do not involve signals,
|
; Activate optimizations on expressions that do not involve signals,
|
; waits, or function/procedure/task invocations. Default is off.
|
; waits, or function/procedure/task invocations. Default is off.
|
; ScalarOpts = 1
|
; ScalarOpts = 1
|
|
|
; Turns on lint-style checking.
|
; Turns on lint-style checking.
|
; Show_Lint = 1
|
; Show_Lint = 1
|
|
|
; Show source line containing error. Default is off.
|
; Show source line containing error. Default is off.
|
; Show_source = 1
|
; Show_source = 1
|
|
|
; Turn on bad option warning. Default is off.
|
; Turn on bad option warning. Default is off.
|
; Show_BadOptionWarning = 1
|
; Show_BadOptionWarning = 1
|
|
|
; Revert back to IEEE 1364-1995 syntax, default is 0 (off).
|
; Revert back to IEEE 1364-1995 syntax, default is 0 (off).
|
vlog95compat = 0
|
vlog95compat = 0
|
|
|
[sccom]
|
[sccom]
|
; Disable SystemC name binding during compilation. Default is off.
|
; Disable SystemC name binding during compilation. Default is off.
|
; NoNameBind = 1
|
; NoNameBind = 1
|
|
|
; Enable use of SCV include files and library. Default is off.
|
; Enable use of SCV include files and library. Default is off.
|
; UseScv = 1
|
; UseScv = 1
|
|
|
; Add C++ compiler options to the sccom command line by using this variable.
|
; Add C++ compiler options to the sccom command line by using this variable.
|
; CppOptions = -g
|
; CppOptions = -g
|
|
|
; Use custom C++ compiler located at this path rather than ModelSim default.
|
; Use custom C++ compiler located at this path rather than ModelSim default.
|
; The path should point directly at a compiler executable.
|
; The path should point directly at a compiler executable.
|
; CppPath = /usr/bin/g++
|
; CppPath = /usr/bin/g++
|
|
|
; Enable verbose messages from sccom. Default is off.
|
; Enable verbose messages from sccom. Default is off.
|
; SccomVerbose = 1
|
; SccomVerbose = 1
|
|
|
; sccom logfile. Default is no logfile.
|
; sccom logfile. Default is no logfile.
|
; SccomLogfile = sccom.log
|
; SccomLogfile = sccom.log
|
|
|
|
|
[vsim]
|
[vsim]
|
; Simulator resolution
|
; Simulator resolution
|
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
|
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
|
Resolution = ns
|
Resolution = ns
|
|
|
; User time unit for run commands
|
; User time unit for run commands
|
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
|
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
|
; unit specified for Resolution. For example, if Resolution is 100ps,
|
; unit specified for Resolution. For example, if Resolution is 100ps,
|
; then UserTimeUnit defaults to ps.
|
; then UserTimeUnit defaults to ps.
|
; Should generally be set to default.
|
; Should generally be set to default.
|
UserTimeUnit = default
|
UserTimeUnit = default
|
|
|
; Default run length
|
; Default run length
|
RunLength = 100
|
RunLength = 100
|
|
|
; Maximum iterations that can be run without advancing simulation time
|
; Maximum iterations that can be run without advancing simulation time
|
IterationLimit = 5000
|
IterationLimit = 5000
|
|
|
; Directives to license manager can be set either as single value or as
|
; Directives to license manager can be set either as single value or as
|
; space separated multi-values:
|
; space separated multi-values:
|
; vhdl Immediately reserve a VHDL license
|
; vhdl Immediately reserve a VHDL license
|
; vlog Immediately reserve a Verilog license
|
; vlog Immediately reserve a Verilog license
|
; plus Immediately reserve a VHDL and Verilog license
|
; plus Immediately reserve a VHDL and Verilog license
|
; nomgc Do not look for Mentor Graphics Licenses
|
; nomgc Do not look for Mentor Graphics Licenses
|
; nomti Do not look for Model Technology Licenses
|
; nomti Do not look for Model Technology Licenses
|
; noqueue Do not wait in the license queue when a license is not available
|
; noqueue Do not wait in the license queue when a license is not available
|
; viewsim Try for viewer license but accept simulator license(s) instead
|
; viewsim Try for viewer license but accept simulator license(s) instead
|
; of queuing for viewer license (PE ONLY)
|
; of queuing for viewer license (PE ONLY)
|
; Single value:
|
; Single value:
|
; License = plus
|
; License = plus
|
; Multi-value:
|
; Multi-value:
|
; License = noqueue plus
|
; License = noqueue plus
|
|
|
; Stop the simulator after a VHDL assertion message
|
; Stop the simulator after a VHDL assertion message
|
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
|
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
|
BreakOnAssertion = 3
|
BreakOnAssertion = 3
|
|
|
; VHDL assertion Message Format
|
; VHDL assertion Message Format
|
; %S - Severity Level
|
; %S - Severity Level
|
; %R - Report Message
|
; %R - Report Message
|
; %T - Time of assertion
|
; %T - Time of assertion
|
; %D - Delta
|
; %D - Delta
|
; %I - Instance or Region pathname (if available)
|
; %I - Instance or Region pathname (if available)
|
; %i - Instance pathname with process
|
; %i - Instance pathname with process
|
; %O - Process name
|
; %O - Process name
|
; %K - Kind of object path is to return: Instance, Signal, Process or Unknown
|
; %K - Kind of object path is to return: Instance, Signal, Process or Unknown
|
; %P - Instance or Region path without leaf process
|
; %P - Instance or Region path without leaf process
|
; %F - File
|
; %F - File
|
; %L - Line number of assertion or, if assertion is in a subprogram, line
|
; %L - Line number of assertion or, if assertion is in a subprogram, line
|
; from which the call is made
|
; from which the call is made
|
; %% - Print '%' character
|
; %% - Print '%' character
|
; If specific format for assertion level is defined, use its format.
|
; If specific format for assertion level is defined, use its format.
|
; If specific format is not define for assertion level, use AssertionFormatBreak
|
; If specific format is not define for assertion level, use AssertionFormatBreak
|
; if assertion triggers a breakpoint (controlled by BreakOnAssertion level),
|
; if assertion triggers a breakpoint (controlled by BreakOnAssertion level),
|
; otherwise use AssertionFormat.
|
; otherwise use AssertionFormat.
|
;
|
;
|
; AssertionFormat = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
; AssertionFormat = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
; AssertionFormatBreak = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatBreak = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatNote = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
; AssertionFormatNote = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
; AssertionFormatWarning = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
; AssertionFormatWarning = "** %S: %R\n Time: %T Iteration: %D%I\n"
|
; AssertionFormatError = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatError = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatFail = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatFail = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatFatal = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
; AssertionFormatFatal = "** %S: %R\n Time: %T Iteration: %D %K: %i File: %F\n"
|
|
|
; Assertion File - alternate file for storing VHDL/PSL assertion messages
|
; Assertion File - alternate file for storing VHDL/PSL assertion messages
|
; AssertFile = assert.log
|
; AssertFile = assert.log
|
|
|
; Default radix for all windows and commands.
|
; Default radix for all windows and commands.
|
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
|
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
|
DefaultRadix = symbolic
|
DefaultRadix = symbolic
|
|
|
; VSIM Startup command
|
; VSIM Startup command
|
; Startup = do startup.do
|
; Startup = do startup.do
|
|
|
; File for saving command transcript
|
; File for saving command transcript
|
TranscriptFile = transcript
|
TranscriptFile = transcript
|
|
|
; File for saving command history
|
; File for saving command history
|
; CommandHistory = cmdhist.log
|
; CommandHistory = cmdhist.log
|
|
|
; Specify whether paths in simulator commands should be described
|
; Specify whether paths in simulator commands should be described
|
; in VHDL or Verilog format.
|
; in VHDL or Verilog format.
|
; For VHDL, PathSeparator = /
|
; For VHDL, PathSeparator = /
|
; For Verilog, PathSeparator = .
|
; For Verilog, PathSeparator = .
|
; Must not be the same character as DatasetSeparator.
|
; Must not be the same character as DatasetSeparator.
|
PathSeparator = /
|
PathSeparator = /
|
|
|
; Specify the dataset separator for fully rooted contexts.
|
; Specify the dataset separator for fully rooted contexts.
|
; The default is ':'. For example: sim:/top
|
; The default is ':'. For example: sim:/top
|
; Must not be the same character as PathSeparator.
|
; Must not be the same character as PathSeparator.
|
DatasetSeparator = :
|
DatasetSeparator = :
|
|
|
; Disable VHDL assertion messages
|
; Disable VHDL assertion messages
|
; IgnoreNote = 1
|
; IgnoreNote = 1
|
; IgnoreWarning = 1
|
; IgnoreWarning = 1
|
; IgnoreError = 1
|
; IgnoreError = 1
|
; IgnoreFailure = 1
|
; IgnoreFailure = 1
|
|
|
; Default force kind. May be freeze, drive, or deposit
|
; Default force kind. May be freeze, drive, or deposit
|
; or in other terms, fixed, wired, or charged.
|
; or in other terms, fixed, wired, or charged.
|
; DefaultForceKind = freeze
|
; DefaultForceKind = freeze
|
|
|
; If zero, open files when elaborated; otherwise, open files on
|
; If zero, open files when elaborated; otherwise, open files on
|
; first read or write. Default is 0.
|
; first read or write. Default is 0.
|
; DelayFileOpen = 1
|
; DelayFileOpen = 1
|
|
|
; Control VHDL files opened for write.
|
; Control VHDL files opened for write.
|
; 0 = Buffered, 1 = Unbuffered
|
; 0 = Buffered, 1 = Unbuffered
|
UnbufferedOutput = 0
|
UnbufferedOutput = 0
|
|
|
; Control the number of VHDL files open concurrently.
|
; Control the number of VHDL files open concurrently.
|
; This number should always be less than the current ulimit
|
; This number should always be less than the current ulimit
|
; setting for max file descriptors.
|
; setting for max file descriptors.
|
; 0 = unlimited
|
; 0 = unlimited
|
ConcurrentFileLimit = 40
|
ConcurrentFileLimit = 40
|
|
|
; Control the number of hierarchical regions displayed as
|
; Control the number of hierarchical regions displayed as
|
; part of a signal name shown in the Wave window.
|
; part of a signal name shown in the Wave window.
|
; A value of zero tells VSIM to display the full name.
|
; A value of zero tells VSIM to display the full name.
|
; The default is 0.
|
; The default is 0.
|
; WaveSignalNameWidth = 0
|
; WaveSignalNameWidth = 0
|
|
|
; Turn off warnings from the std_logic_arith, std_logic_unsigned
|
; Turn off warnings from the std_logic_arith, std_logic_unsigned
|
; and std_logic_signed packages.
|
; and std_logic_signed packages.
|
; StdArithNoWarnings = 1
|
; StdArithNoWarnings = 1
|
|
|
; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
|
; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
|
; NumericStdNoWarnings = 1
|
; NumericStdNoWarnings = 1
|
|
|
; Control the format of a generate statement label. Do not quote it.
|
; Control the format of a generate statement label. Do not quote it.
|
; GenerateFormat = %s__%d
|
; GenerateFormat = %s__%d
|
|
|
; Specify whether checkpoint files should be compressed.
|
; Specify whether checkpoint files should be compressed.
|
; The default is 1 (compressed).
|
; The default is 1 (compressed).
|
; CheckpointCompressMode = 0
|
; CheckpointCompressMode = 0
|
|
|
; List of dynamically loaded objects for Verilog PLI applications
|
; List of dynamically loaded objects for Verilog PLI applications
|
; Veriuser = veriuser.sl
|
; Veriuser = veriuser.sl
|
|
|
; Specify default options for the restart command. Options can be one
|
; Specify default options for the restart command. Options can be one
|
; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions
|
; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions
|
; DefaultRestartOptions = -force
|
; DefaultRestartOptions = -force
|
|
|
; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
|
; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
|
; (> 500 megabyte memory footprint). Default is disabled.
|
; (> 500 megabyte memory footprint). Default is disabled.
|
; Specify number of megabytes to lock.
|
; Specify number of megabytes to lock.
|
; LockedMemory = 1000
|
; LockedMemory = 1000
|
|
|
; HP-UX 11.00 ONLY - Use /usr/lib/libCsup_v2.sl for shared object loading.
|
; HP-UX 11.00 ONLY - Use /usr/lib/libCsup_v2.sl for shared object loading.
|
; This is necessary when C++ files have been compiled with aCC's -AA option.
|
; This is necessary when C++ files have been compiled with aCC's -AA option.
|
; The default behavior is to use /usr/lib/libCsup.sl.
|
; The default behavior is to use /usr/lib/libCsup.sl.
|
; UseCsupV2 = 1
|
; UseCsupV2 = 1
|
|
|
; Turn on (1) or off (0) WLF file compression.
|
; Turn on (1) or off (0) WLF file compression.
|
; The default is 1 (compress WLF file).
|
; The default is 1 (compress WLF file).
|
; WLFCompress = 0
|
; WLFCompress = 0
|
|
|
; Specify whether to save all design hierarchy (1) in the WLF file
|
; Specify whether to save all design hierarchy (1) in the WLF file
|
; or only regions containing logged signals (0).
|
; or only regions containing logged signals (0).
|
; The default is 0 (log only regions with logged signals).
|
; The default is 0 (log only regions with logged signals).
|
; WLFSaveAllRegions = 1
|
; WLFSaveAllRegions = 1
|
|
|
; WLF file time limit. Limit WLF file by time, as closely as possible,
|
; WLF file time limit. Limit WLF file by time, as closely as possible,
|
; to the specified amount of simulation time. When the limit is exceeded
|
; to the specified amount of simulation time. When the limit is exceeded
|
; the earliest times get truncated from the file.
|
; the earliest times get truncated from the file.
|
; If both time and size limits are specified the most restrictive is used.
|
; If both time and size limits are specified the most restrictive is used.
|
; UserTimeUnits are used if time units are not specified.
|
; UserTimeUnits are used if time units are not specified.
|
; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms}
|
; The default is 0 (no limit). Example: WLFTimeLimit = {100 ms}
|
; WLFTimeLimit = 0
|
; WLFTimeLimit = 0
|
|
|
; WLF file size limit. Limit WLF file size, as closely as possible,
|
; WLF file size limit. Limit WLF file size, as closely as possible,
|
; to the specified number of megabytes. If both time and size limits
|
; to the specified number of megabytes. If both time and size limits
|
; are specified then the most restrictive is used.
|
; are specified then the most restrictive is used.
|
; The default is 0 (no limit).
|
; The default is 0 (no limit).
|
; WLFSizeLimit = 1000
|
; WLFSizeLimit = 1000
|
|
|
; Specify whether or not a WLF file should be deleted when the
|
; Specify whether or not a WLF file should be deleted when the
|
; simulation ends. A value of 1 will cause the WLF file to be deleted.
|
; simulation ends. A value of 1 will cause the WLF file to be deleted.
|
; The default is 0 (do not delete WLF file when simulation ends).
|
; The default is 0 (do not delete WLF file when simulation ends).
|
; WLFDeleteOnQuit = 1
|
; WLFDeleteOnQuit = 1
|
|
|
; Specify whether or not a WLF file should be optimized during
|
; Specify whether or not a WLF file should be optimized during
|
; simulation. If set to 0, the WLF file will not be optimized.
|
; simulation. If set to 0, the WLF file will not be optimized.
|
; The default is 1, optimize the WLF file.
|
; The default is 1, optimize the WLF file.
|
; WLFOptimize = 0
|
; WLFOptimize = 0
|
|
|
; Specify whether or not integer arrays will appear as memories.
|
; Specify whether or not integer arrays will appear as memories.
|
; The default is 1 (display integer arrays as memories).
|
; The default is 1 (display integer arrays as memories).
|
; ShowIntMem = 0
|
; ShowIntMem = 0
|
|
|
; Specify whether or not enumerated type arrays (other than std_logic-based)
|
; Specify whether or not enumerated type arrays (other than std_logic-based)
|
; will appear as memories.
|
; will appear as memories.
|
; The default is 1 (display enumerated type arrays as memories).
|
; The default is 1 (display enumerated type arrays as memories).
|
; ShowEnumMem = 0
|
; ShowEnumMem = 0
|
|
|
; Specify whether or not arrays of 3 or more dimensions will appear as memories.
|
; Specify whether or not arrays of 3 or more dimensions will appear as memories.
|
; The default is 1 (display 3D+ type arrays as memories).
|
; The default is 1 (display 3D+ type arrays as memories).
|
; Show3DMem = 0
|
; Show3DMem = 0
|
|
|
; Turn on/off undebuggable SystemC type warnings. Default is on.
|
; Turn on/off undebuggable SystemC type warnings. Default is on.
|
; ShowUndebuggableScTypeWarning = 0
|
; ShowUndebuggableScTypeWarning = 0
|
|
|
; Turn on/off unassociated SystemC name warnings. Default is off.
|
; Turn on/off unassociated SystemC name warnings. Default is off.
|
; ShowUnassociatedScNameWarning = 1
|
; ShowUnassociatedScNameWarning = 1
|
|
|
; Turn on/off PSL assertion pass enable. Default is off.
|
; Turn on/off PSL assertion pass enable. Default is off.
|
; AssertionPassEnable = 1
|
; AssertionPassEnable = 1
|
|
|
; Turn on/off PSL assertion fail enable. Default is on.
|
; Turn on/off PSL assertion fail enable. Default is on.
|
; AssertionFailEnable = 0
|
; AssertionFailEnable = 0
|
|
|
; Set PSL assertion pass limit. Default is 1.
|
; Set PSL assertion pass limit. Default is 1.
|
; Any positive integer, -1 for infinity.
|
; Any positive integer, -1 for infinity.
|
; AssertionPassLimit = -1
|
; AssertionPassLimit = -1
|
|
|
; Set PSL assertion fail limit. Default is 1.
|
; Set PSL assertion fail limit. Default is 1.
|
; Any positive integer, -1 for infinity.
|
; Any positive integer, -1 for infinity.
|
; AssertionFailLimit = -1
|
; AssertionFailLimit = -1
|
|
|
; Turn on/off PSL assertion pass log. Default is on.
|
; Turn on/off PSL assertion pass log. Default is on.
|
; AssertionPassLog = 0
|
; AssertionPassLog = 0
|
|
|
; Turn on/off PSL assertion fail log. Default is on.
|
; Turn on/off PSL assertion fail log. Default is on.
|
; AssertionFailLog = 0
|
; AssertionFailLog = 0
|
|
|
; Set action type for PSL assertion fail action. Default is continue.
|
; Set action type for PSL assertion fail action. Default is continue.
|
; 0 = Continue 1 = Break 2 = Exit
|
; 0 = Continue 1 = Break 2 = Exit
|
; AssertionFailAction = 1
|
; AssertionFailAction = 1
|
|
|
[lmc]
|
[lmc]
|
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software
|
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software
|
libsm = $MODEL_TECH/libsm.sl
|
libsm = $MODEL_TECH/libsm.sl
|
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
|
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
|
; libsm = $MODEL_TECH/libsm.dll
|
; libsm = $MODEL_TECH/libsm.dll
|
; Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
|
; Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
|
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
|
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
|
; Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
|
; Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
|
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
|
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
|
; Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
|
; Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
|
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
|
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
|
; Logic Modeling's SmartModel SWIFT software (Windows NT)
|
; Logic Modeling's SmartModel SWIFT software (Windows NT)
|
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
|
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
|
; Logic Modeling's SmartModel SWIFT software (Linux)
|
; Logic Modeling's SmartModel SWIFT software (Linux)
|
; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so
|
; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so
|
|
|
; ModelSim's interface to Logic Modeling's hardware modeler SFI software
|
; ModelSim's interface to Logic Modeling's hardware modeler SFI software
|
libhm = $MODEL_TECH/libhm.sl
|
libhm = $MODEL_TECH/libhm.sl
|
; ModelSim's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
|
; ModelSim's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
|
; libhm = $MODEL_TECH/libhm.dll
|
; libhm = $MODEL_TECH/libhm.dll
|
; Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
|
; Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
|
; libsfi = /lib/hp700/libsfi.sl
|
; libsfi = /lib/hp700/libsfi.sl
|
; Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
|
; Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
|
; libsfi = /lib/rs6000/libsfi.a
|
; libsfi = /lib/rs6000/libsfi.a
|
; Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
|
; Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
|
; libsfi = /lib/sun4.solaris/libsfi.so
|
; libsfi = /lib/sun4.solaris/libsfi.so
|
; Logic Modeling's hardware modeler SFI software (Windows NT)
|
; Logic Modeling's hardware modeler SFI software (Windows NT)
|
; libsfi = /lib/pcnt/lm_sfi.dll
|
; libsfi = /lib/pcnt/lm_sfi.dll
|
; Logic Modeling's hardware modeler SFI software (Linux)
|
; Logic Modeling's hardware modeler SFI software (Linux)
|
; libsfi = /lib/linux/libsfi.so
|
; libsfi = /lib/linux/libsfi.so
|
|
|
