//==================================================================
|
//==================================================================
|
// File: d_VgaRamBuffer.v
|
// File: d_VgaRamBuffer.v
|
// Version: 0.01
|
// Version: 0.01
|
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// Copyright Stephen Pickett
|
// Copyright Stephen Pickett
|
// April 28, 2005
|
// April 28, 2005
|
//------------------------------------------------------------------
|
//------------------------------------------------------------------
|
// Revisions:
|
// Revisions:
|
// Ver 0.01 Apr 28, 2005 Initial Release
|
// Ver 0.01 Apr 28, 2005 Initial Release
|
//
|
//
|
//==================================================================
|
//==================================================================
|
module VGADataBuffer(
|
module VGADataBuffer(
|
CLK_50MHZ, MASTER_RST,
|
CLK_50MHZ, MASTER_RST,
|
VGA_RAM_DATA, VGA_RAM_ADDR, VGA_RAM_OE, VGA_RAM_WE, VGA_RAM_CS,
|
VGA_RAM_DATA, VGA_RAM_ADDR, VGA_RAM_OE, VGA_RAM_WE, VGA_RAM_CS,
|
VGA_RAM_ACCESS_OK,
|
VGA_RAM_ACCESS_OK,
|
ADC_RAM_DATA, ADC_RAM_ADDR, ADC_RAM_CLK,
|
ADC_RAM_DATA, ADC_RAM_ADDR, ADC_RAM_CLK,
|
TIME_BASE,
|
TIME_BASE,
|
TRIG_ADDR, VGA_WRITE_DONE
|
TRIG_ADDR, VGA_WRITE_DONE
|
);
|
);
|
//==================================================================//
|
//==================================================================//
|
// VARIABLE DEFINITIONS //
|
// VARIABLE DEFINITIONS //
|
//==================================================================//
|
//==================================================================//
|
//----------------------//
|
//----------------------//
|
// INPUTS / OUTPUTS //
|
// INPUTS / OUTPUTS //
|
//----------------------//
|
//----------------------//
|
input CLK_50MHZ; // System wide clock
|
input CLK_50MHZ; // System wide clock
|
input MASTER_RST; // System wide reset
|
input MASTER_RST; // System wide reset
|
|
|
output[15:0] VGA_RAM_DATA;
|
output[15:0] VGA_RAM_DATA;
|
output[17:0] VGA_RAM_ADDR;
|
output[17:0] VGA_RAM_ADDR;
|
output VGA_RAM_OE, VGA_RAM_WE, VGA_RAM_CS;
|
output VGA_RAM_OE, VGA_RAM_WE, VGA_RAM_CS;
|
input VGA_RAM_ACCESS_OK;
|
input VGA_RAM_ACCESS_OK;
|
|
|
input[7:0] ADC_RAM_DATA;
|
input[7:0] ADC_RAM_DATA;
|
output[10:0] ADC_RAM_ADDR;
|
output[10:0] ADC_RAM_ADDR;
|
output ADC_RAM_CLK;
|
output ADC_RAM_CLK;
|
|
|
input[5:0] TIME_BASE;
|
input[5:0] TIME_BASE;
|
|
|
output VGA_WRITE_DONE;
|
output VGA_WRITE_DONE;
|
input[10:0] TRIG_ADDR;
|
input[10:0] TRIG_ADDR;
|
|
|
|
|
//----------------------//
|
//----------------------//
|
// WIRES / NODES //
|
// WIRES / NODES //
|
//----------------------//
|
//----------------------//
|
wire CLK_50MHZ; // System wide clock
|
wire CLK_50MHZ; // System wide clock
|
wire MASTER_RST; // System wide reset
|
wire MASTER_RST; // System wide reset
|
wire[15:0] VGA_RAM_DATA;
|
wire[15:0] VGA_RAM_DATA;
|
reg[17:0] VGA_RAM_ADDR;
|
reg[17:0] VGA_RAM_ADDR;
|
reg VGA_RAM_OE, VGA_RAM_WE, VGA_RAM_CS;
|
reg VGA_RAM_OE, VGA_RAM_WE, VGA_RAM_CS;
|
wire VGA_RAM_ACCESS_OK;
|
wire VGA_RAM_ACCESS_OK;
|
wire[7:0] ADC_RAM_DATA;
|
wire[7:0] ADC_RAM_DATA;
|
reg[10:0] ADC_RAM_ADDR;
|
reg[10:0] ADC_RAM_ADDR;
|
wire ADC_RAM_CLK;
|
wire ADC_RAM_CLK;
|
wire[5:0] TIME_BASE;
|
wire[5:0] TIME_BASE;
|
reg VGA_WRITE_DONE;
|
reg VGA_WRITE_DONE;
|
wire[10:0] TRIG_ADDR;
|
wire[10:0] TRIG_ADDR;
|
|
|
|
|
//----------------------//
|
//----------------------//
|
// REGISTERS //
|
// REGISTERS //
|
//----------------------//
|
//----------------------//
|
reg[4:0] vcnt;
|
reg[4:0] vcnt;
|
reg[9:0] hcnt;
|
reg[9:0] hcnt;
|
reg[15:0] data_to_ram;
|
reg[15:0] data_to_ram;
|
reg[8:0] adc_data_scale;
|
reg[8:0] adc_data_scale;
|
reg[10:0] TRIG_ADDR_buffered;
|
reg[10:0] TRIG_ADDR_buffered;
|
|
|
|
|
//==================================================================//
|
//==================================================================//
|
// FUNCTIONAL DEFINITIONS //
|
// FUNCTIONAL DEFINITIONS //
|
//==================================================================//
|
//==================================================================//
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
if(MASTER_RST == 1'b1) begin
|
if(MASTER_RST == 1'b1) begin
|
vcnt <= 5'd0;
|
vcnt <= 5'd0;
|
end else if(VGA_RAM_ACCESS_OK && hcnt != 10'd640) begin
|
end else if(VGA_RAM_ACCESS_OK && hcnt != 10'd640) begin
|
if(vcnt == 5'd24)
|
if(vcnt == 5'd24)
|
vcnt <= 5'b0;
|
vcnt <= 5'b0;
|
else
|
else
|
vcnt <= vcnt + 1'b1;
|
vcnt <= vcnt + 1'b1;
|
end else begin
|
end else begin
|
vcnt <= 5'd0;
|
vcnt <= 5'd0;
|
end
|
end
|
end
|
end
|
|
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
if(MASTER_RST == 1'b1) begin
|
if(MASTER_RST == 1'b1) begin
|
hcnt <= 10'd0;
|
hcnt <= 10'd0;
|
end else if(VGA_RAM_ACCESS_OK) begin
|
end else if(VGA_RAM_ACCESS_OK) begin
|
if(hcnt == 10'd640)
|
if(hcnt == 10'd640)
|
hcnt <= hcnt;
|
hcnt <= hcnt;
|
else if(vcnt == 5'd24)
|
else if(vcnt == 5'd24)
|
hcnt <= hcnt + 1'b1;
|
hcnt <= hcnt + 1'b1;
|
else
|
else
|
hcnt <= hcnt;
|
hcnt <= hcnt;
|
end else begin
|
end else begin
|
hcnt <= 10'b0;
|
hcnt <= 10'b0;
|
end
|
end
|
end
|
end
|
|
|
/* VGA_WRITE_DONE -> BASED ON hcnt */
|
/* VGA_WRITE_DONE -> BASED ON hcnt */
|
always @ (hcnt) begin
|
always @ (hcnt) begin
|
if(hcnt == 10'd640)
|
if(hcnt == 10'd640)
|
VGA_WRITE_DONE = 1'b1;
|
VGA_WRITE_DONE = 1'b1;
|
else
|
else
|
VGA_WRITE_DONE = 1'b0;
|
VGA_WRITE_DONE = 1'b0;
|
end
|
end
|
|
|
/* TRIG_ADDR modified */
|
/* TRIG_ADDR modified */
|
always @ (TRIG_ADDR) begin
|
always @ (TRIG_ADDR) begin
|
if(TRIG_ADDR < 10'd320)
|
if(TRIG_ADDR < 10'd320)
|
TRIG_ADDR_buffered = (10'd2048 - 10'd1 - 10'd320) - TRIG_ADDR;
|
TRIG_ADDR_buffered = (11'd2047 - 10'd320) - TRIG_ADDR;
|
else
|
else
|
TRIG_ADDR_buffered = TRIG_ADDR;
|
TRIG_ADDR_buffered = TRIG_ADDR;
|
end
|
end
|
|
|
|
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
if(MASTER_RST == 1'b1) begin
|
if(MASTER_RST == 1'b1) begin
|
ADC_RAM_ADDR <= 11'b0;
|
ADC_RAM_ADDR <= 11'b0;
|
end else if(VGA_RAM_ACCESS_OK) begin
|
end else if(VGA_RAM_ACCESS_OK) begin
|
if((hcnt == 10'd640) || !(vcnt == 5'd24))
|
if((hcnt == 10'd640) || !(vcnt == 5'd24))
|
ADC_RAM_ADDR <= ADC_RAM_ADDR;
|
ADC_RAM_ADDR <= ADC_RAM_ADDR;
|
else
|
else
|
ADC_RAM_ADDR <= ADC_RAM_ADDR + 1'b1;
|
ADC_RAM_ADDR <= ADC_RAM_ADDR + 1'b1;
|
end else begin
|
end else begin
|
ADC_RAM_ADDR <= TRIG_ADDR_buffered;
|
ADC_RAM_ADDR <= TRIG_ADDR_buffered;
|
end
|
end
|
end
|
end
|
|
|
|
reg[7:0] TESTING_CNT;
|
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
|
if(MASTER_RST == 1'b1) begin
|
|
TESTING_CNT <= 8'd0;
|
|
end else if(VGA_RAM_ACCESS_OK) begin
|
|
if(vcnt == 5'd24)
|
|
TESTING_CNT <= TESTING_CNT+1;
|
|
else
|
|
TESTING_CNT <= TESTING_CNT;
|
|
end else begin
|
|
TESTING_CNT <= 8'b0;
|
|
end
|
|
end
|
|
|
|
|
always @ (ADC_RAM_DATA) begin
|
always @ (ADC_RAM_DATA) begin
|
adc_data_scale = ADC_RAM_DATA + (ADC_RAM_DATA>>1);
|
// adc_data_scale = TESTING_CNT + (TESTING_CNT>>1) + (TESTING_CNT>>4) + (TESTING_CNT>>6);
|
|
// adc_data_scale = ADC_RAM_DATA + (ADC_RAM_DATA>>1) + (ADC_RAM_DATA>>4) + (ADC_RAM_DATA>>6);
|
|
adc_data_scale = ADC_RAM_DATA;
|
end
|
end
|
|
|
|
|
|
|
|
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
always @ (posedge CLK_50MHZ or posedge MASTER_RST) begin
|
if(MASTER_RST == 1'b1) begin
|
if(MASTER_RST == 1'b1) begin
|
VGA_RAM_ADDR <= 18'b0;
|
VGA_RAM_ADDR <= 18'b0;
|
end else if(VGA_RAM_ACCESS_OK) begin
|
end else if(VGA_RAM_ACCESS_OK) begin
|
if(hcnt == 10'd640)
|
if(hcnt == 10'd640)
|
VGA_RAM_ADDR <= VGA_RAM_ADDR;
|
VGA_RAM_ADDR <= VGA_RAM_ADDR;
|
else
|
else
|
VGA_RAM_ADDR <= VGA_RAM_ADDR + 1'b1;
|
VGA_RAM_ADDR <= VGA_RAM_ADDR + 1'b1;
|
end else begin
|
end else begin
|
VGA_RAM_ADDR <= 18'b0;
|
VGA_RAM_ADDR <= 18'b0;
|
end
|
end
|
end
|
end
|
/*
|
/*
|
always @ (vcnt or VGA_RAM_ACCESS_OK or adc_data_scale) begin
|
always @ (vcnt or VGA_RAM_ACCESS_OK or adc_data_scale) begin
|
if(VGA_RAM_ACCESS_OK) begin
|
if(VGA_RAM_ACCESS_OK) begin
|
if(vcnt == adc_data_scale[8:4]) begin
|
if(vcnt == adc_data_scale[8:4]) begin
|
data_to_ram = (adc_data_scale[3:0] == 4'd0) & 16'h0001 |
|
data_to_ram = (adc_data_scale[3:0] == 4'd0) & 16'h0001 |
|
(adc_data_scale[3:0] == 4'd1) & 16'h0002 |
|
(adc_data_scale[3:0] == 4'd1) & 16'h0002 |
|
(adc_data_scale[3:0] == 4'd2) & 16'h0004 |
|
(adc_data_scale[3:0] == 4'd2) & 16'h0004 |
|
(adc_data_scale[3:0] == 4'd3) & 16'h0008 |
|
(adc_data_scale[3:0] == 4'd3) & 16'h0008 |
|
(adc_data_scale[3:0] == 4'd4) & 16'h0010 |
|
(adc_data_scale[3:0] == 4'd4) & 16'h0010 |
|
(adc_data_scale[3:0] == 4'd5) & 16'h0020 |
|
(adc_data_scale[3:0] == 4'd5) & 16'h0020 |
|
(adc_data_scale[3:0] == 4'd6) & 16'h0040 |
|
(adc_data_scale[3:0] == 4'd6) & 16'h0040 |
|
(adc_data_scale[3:0] == 4'd7) & 16'h0080 |
|
(adc_data_scale[3:0] == 4'd7) & 16'h0080 |
|
(adc_data_scale[3:0] == 4'd8) & 16'h0100 |
|
(adc_data_scale[3:0] == 4'd8) & 16'h0100 |
|
(adc_data_scale[3:0] == 4'd9) & 16'h0200 |
|
(adc_data_scale[3:0] == 4'd9) & 16'h0200 |
|
(adc_data_scale[3:0] == 4'd10) & 16'h0400 |
|
(adc_data_scale[3:0] == 4'd10) & 16'h0400 |
|
(adc_data_scale[3:0] == 4'd11) & 16'h0800 |
|
(adc_data_scale[3:0] == 4'd11) & 16'h0800 |
|
(adc_data_scale[3:0] == 4'd12) & 16'h1000 |
|
(adc_data_scale[3:0] == 4'd12) & 16'h1000 |
|
(adc_data_scale[3:0] == 4'd13) & 16'h2000 |
|
(adc_data_scale[3:0] == 4'd13) & 16'h2000 |
|
(adc_data_scale[3:0] == 4'd14) & 16'h4000 |
|
(adc_data_scale[3:0] == 4'd14) & 16'h4000 |
|
(adc_data_scale[3:0] == 4'd15) & 16'h8000;
|
(adc_data_scale[3:0] == 4'd15) & 16'h8000;
|
end else begin
|
end else begin
|
data_to_ram = 16'b0;
|
data_to_ram = 16'b0;
|
end
|
end
|
end else begin
|
end else begin
|
data_to_ram = 16'bZ;
|
data_to_ram = 16'bZ;
|
end
|
end
|
end
|
end
|
*/
|
*/
|
|
|
always @ (vcnt or VGA_RAM_ACCESS_OK or adc_data_scale) begin
|
always @ (vcnt or VGA_RAM_ACCESS_OK or adc_data_scale) begin
|
if(VGA_RAM_ACCESS_OK) begin
|
if(VGA_RAM_ACCESS_OK) begin
|
if(vcnt == adc_data_scale[8:4]) begin
|
if(vcnt == adc_data_scale[8:4]) begin
|
if(adc_data_scale[3:0] == 4'd0)
|
if(adc_data_scale[3:0] == 4'd0)
|
data_to_ram = 16'h0001;
|
data_to_ram = 16'h0001;
|
else if(adc_data_scale[3:0] == 4'd1)
|
else if(adc_data_scale[3:0] == 4'd1)
|
data_to_ram = 16'h0002;
|
data_to_ram = 16'h0002;
|
else if(adc_data_scale[3:0] == 4'd2)
|
else if(adc_data_scale[3:0] == 4'd2)
|
data_to_ram = 16'h0004;
|
data_to_ram = 16'h0004;
|
else if(adc_data_scale[3:0] == 4'd3)
|
else if(adc_data_scale[3:0] == 4'd3)
|
data_to_ram = 16'h0008;
|
data_to_ram = 16'h0008;
|
else if(adc_data_scale[3:0] == 4'd4)
|
else if(adc_data_scale[3:0] == 4'd4)
|
data_to_ram = 16'h0010;
|
data_to_ram = 16'h0010;
|
else if(adc_data_scale[3:0] == 4'd5)
|
else if(adc_data_scale[3:0] == 4'd5)
|
data_to_ram = 16'h0020;
|
data_to_ram = 16'h0020;
|
else if(adc_data_scale[3:0] == 4'd6)
|
else if(adc_data_scale[3:0] == 4'd6)
|
data_to_ram = 16'h0040;
|
data_to_ram = 16'h0040;
|
else if(adc_data_scale[3:0] == 4'd7)
|
else if(adc_data_scale[3:0] == 4'd7)
|
data_to_ram = 16'h0080;
|
data_to_ram = 16'h0080;
|
else if(adc_data_scale[3:0] == 4'd8)
|
else if(adc_data_scale[3:0] == 4'd8)
|
data_to_ram = 16'h0100;
|
data_to_ram = 16'h0100;
|
else if(adc_data_scale[3:0] == 4'd9)
|
else if(adc_data_scale[3:0] == 4'd9)
|
data_to_ram = 16'h0200;
|
data_to_ram = 16'h0200;
|
else if(adc_data_scale[3:0] == 4'd10)
|
else if(adc_data_scale[3:0] == 4'd10)
|
data_to_ram = 16'h0400;
|
data_to_ram = 16'h0400;
|
else if(adc_data_scale[3:0] == 4'd11)
|
else if(adc_data_scale[3:0] == 4'd11)
|
data_to_ram = 16'h0800;
|
data_to_ram = 16'h0800;
|
else if(adc_data_scale[3:0] == 4'd12)
|
else if(adc_data_scale[3:0] == 4'd12)
|
data_to_ram = 16'h1000;
|
data_to_ram = 16'h1000;
|
else if(adc_data_scale[3:0] == 4'd13)
|
else if(adc_data_scale[3:0] == 4'd13)
|
data_to_ram = 16'h2000;
|
data_to_ram = 16'h2000;
|
else if(adc_data_scale[3:0] == 4'd14)
|
else if(adc_data_scale[3:0] == 4'd14)
|
data_to_ram = 16'h4000;
|
data_to_ram = 16'h4000;
|
else if(adc_data_scale[3:0] == 4'd15)
|
else if(adc_data_scale[3:0] == 4'd15)
|
data_to_ram = 16'h8000;
|
data_to_ram = 16'h8000;
|
else
|
else
|
data_to_ram = 16'hFFFF;
|
data_to_ram = 16'hFFFF;
|
end else //end bigIF
|
end else //end bigIF
|
data_to_ram = 16'b0;
|
data_to_ram = 16'b0;
|
end else begin
|
end else begin
|
data_to_ram = 16'bZ;
|
data_to_ram = 16'bZ;
|
end
|
end
|
end
|
end
|
|
|
/*
|
/*
|
always @ (vcnt or VGA_RAM_ACCESS_OK or ADC_RAM_DATA) begin
|
always @ (vcnt or VGA_RAM_ACCESS_OK or ADC_RAM_DATA) begin
|
if(VGA_RAM_ACCESS_OK) begin
|
if(VGA_RAM_ACCESS_OK) begin
|
if((vcnt[3:0] == ADC_RAM_DATA[7:4]) && vcnt[4] != 1'b1) begin
|
if((vcnt[3:0] == ADC_RAM_DATA[7:4]) && vcnt[4] != 1'b1) begin
|
if(ADC_RAM_DATA[3:0] == 4'd0)
|
if(ADC_RAM_DATA[3:0] == 4'd0)
|
data_to_ram = 16'h0001;
|
data_to_ram = 16'h0001;
|
else if(ADC_RAM_DATA[3:0] == 4'd1)
|
else if(ADC_RAM_DATA[3:0] == 4'd1)
|
data_to_ram = 16'h0002;
|
data_to_ram = 16'h0002;
|
else if(ADC_RAM_DATA[3:0] == 4'd2)
|
else if(ADC_RAM_DATA[3:0] == 4'd2)
|
data_to_ram = 16'h0004;
|
data_to_ram = 16'h0004;
|
else if(ADC_RAM_DATA[3:0] == 4'd3)
|
else if(ADC_RAM_DATA[3:0] == 4'd3)
|
data_to_ram = 16'h0008;
|
data_to_ram = 16'h0008;
|
else if(ADC_RAM_DATA[3:0] == 4'd4)
|
else if(ADC_RAM_DATA[3:0] == 4'd4)
|
data_to_ram = 16'h0010;
|
data_to_ram = 16'h0010;
|
else if(ADC_RAM_DATA[3:0] == 4'd5)
|
else if(ADC_RAM_DATA[3:0] == 4'd5)
|
data_to_ram = 16'h0020;
|
data_to_ram = 16'h0020;
|
else if(ADC_RAM_DATA[3:0] == 4'd6)
|
else if(ADC_RAM_DATA[3:0] == 4'd6)
|
data_to_ram = 16'h0040;
|
data_to_ram = 16'h0040;
|
else if(ADC_RAM_DATA[3:0] == 4'd7)
|
else if(ADC_RAM_DATA[3:0] == 4'd7)
|
data_to_ram = 16'h0080;
|
data_to_ram = 16'h0080;
|
else if(ADC_RAM_DATA[3:0] == 4'd8)
|
else if(ADC_RAM_DATA[3:0] == 4'd8)
|
data_to_ram = 16'h0100;
|
data_to_ram = 16'h0100;
|
else if(ADC_RAM_DATA[3:0] == 4'd9)
|
else if(ADC_RAM_DATA[3:0] == 4'd9)
|
data_to_ram = 16'h0200;
|
data_to_ram = 16'h0200;
|
else if(ADC_RAM_DATA[3:0] == 4'd10)
|
else if(ADC_RAM_DATA[3:0] == 4'd10)
|
data_to_ram = 16'h0400;
|
data_to_ram = 16'h0400;
|
else if(ADC_RAM_DATA[3:0] == 4'd11)
|
else if(ADC_RAM_DATA[3:0] == 4'd11)
|
data_to_ram = 16'h0800;
|
data_to_ram = 16'h0800;
|
else if(ADC_RAM_DATA[3:0] == 4'd12)
|
else if(ADC_RAM_DATA[3:0] == 4'd12)
|
data_to_ram = 16'h1000;
|
data_to_ram = 16'h1000;
|
else if(ADC_RAM_DATA[3:0] == 4'd13)
|
else if(ADC_RAM_DATA[3:0] == 4'd13)
|
data_to_ram = 16'h2000;
|
data_to_ram = 16'h2000;
|
else if(ADC_RAM_DATA[3:0] == 4'd14)
|
else if(ADC_RAM_DATA[3:0] == 4'd14)
|
data_to_ram = 16'h4000;
|
data_to_ram = 16'h4000;
|
else if(ADC_RAM_DATA[3:0] == 4'd15)
|
else if(ADC_RAM_DATA[3:0] == 4'd15)
|
data_to_ram = 16'h8000;
|
data_to_ram = 16'h8000;
|
else
|
else
|
data_to_ram = 16'hFFFF;
|
data_to_ram = 16'hFFFF;
|
end else //end bigIF
|
end else //end bigIF
|
data_to_ram = 16'b0;
|
data_to_ram = 16'b0;
|
end else begin
|
end else begin
|
data_to_ram = 16'bZ;
|
data_to_ram = 16'bZ;
|
end
|
end
|
end
|
end
|
*/
|
*/
|
/*
|
/*
|
always @ (vcnt) begin
|
always @ (vcnt) begin
|
if(vcnt == 5'd00 && hcnt <= 10'd319)
|
if(vcnt == 5'd00 && hcnt <= 10'd319)
|
data_to_ram = 16'h000F;
|
data_to_ram = 16'h000F;
|
else
|
else
|
data_to_ram = 16'b0;
|
data_to_ram = 16'b0;
|
end
|
end
|
*/
|
*/
|
|
|
assign ADC_RAM_CLK = CLK_50MHZ;
|
assign ADC_RAM_CLK = CLK_50MHZ;
|
|
|
assign VGA_RAM_DATA = data_to_ram;
|
assign VGA_RAM_DATA = data_to_ram;
|
|
|
always begin
|
always begin
|
VGA_RAM_OE = 1'b1;
|
VGA_RAM_OE = 1'b1;
|
VGA_RAM_WE = 1'b0;
|
VGA_RAM_WE = 1'b0;
|
VGA_RAM_CS = 1'b0;
|
VGA_RAM_CS = 1'b0;
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
endmodule
|
endmodule
|
|
|