/*****************************************************************
|
/*****************************************************************
|
// //
|
// //
|
// Amber 2 Core Instruction Test //
|
// Amber 2 Core Instruction Test //
|
// //
|
// //
|
// This file is part of the Amber project //
|
// This file is part of the Amber project //
|
// http://www.opencores.org/project,amber //
|
// http://www.opencores.org/project,amber //
|
// //
|
// //
|
// Description //
|
// Description //
|
// Tests the cache flush function. Does a flush in the middle //
|
// Tests the cache flush function. Does a flush in the middle //
|
// of a sequence of data reads. Checks that all the data //
|
// of a sequence of data reads. Checks that all the data //
|
// reads are correct. //
|
// reads are correct. //
|
// //
|
// //
|
// Author(s): //
|
// Author(s): //
|
// - Conor Santifort, csantifort.amber@gmail.com //
|
// - Conor Santifort, csantifort.amber@gmail.com //
|
// //
|
// //
|
//////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////
|
// //
|
// //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// //
|
// //
|
// This source file may be used and distributed without //
|
// This source file may be used and distributed without //
|
// restriction provided that this copyright statement is not //
|
// restriction provided that this copyright statement is not //
|
// removed from the file and that any derivative work contains //
|
// removed from the file and that any derivative work contains //
|
// the original copyright notice and the associated disclaimer. //
|
// the original copyright notice and the associated disclaimer. //
|
// //
|
// //
|
// This source file is free software; you can redistribute it //
|
// This source file is free software; you can redistribute it //
|
// and/or modify it under the terms of the GNU Lesser General //
|
// and/or modify it under the terms of the GNU Lesser General //
|
// Public License as published by the Free Software Foundation; //
|
// Public License as published by the Free Software Foundation; //
|
// either version 2.1 of the License, or (at your option) any //
|
// either version 2.1 of the License, or (at your option) any //
|
// later version. //
|
// later version. //
|
// //
|
// //
|
// This source is distributed in the hope that it will be //
|
// This source is distributed in the hope that it will be //
|
// useful, but WITHOUT ANY WARRANTY; without even the implied //
|
// useful, but WITHOUT ANY WARRANTY; without even the implied //
|
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //
|
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //
|
// PURPOSE. See the GNU Lesser General Public License for more //
|
// PURPOSE. See the GNU Lesser General Public License for more //
|
// details. //
|
// details. //
|
// //
|
// //
|
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
*****************************************************************/
|
*****************************************************************/
|
|
|
#include "amber_registers.h"
|
#include "amber_registers.h"
|
|
|
.section .text
|
.section .text
|
.globl main
|
.globl main
|
main:
|
main:
|
@ ---------------------
|
@ ---------------------
|
@ Enable the cache
|
@ Enable the cache
|
@ ---------------------
|
@ ---------------------
|
mov r0, #0x00000001
|
mov r0, #0x00000001
|
mcr p15, 0, r0, c3, c0, 0 @ cacheable area
|
mcr 15, 0, r0, cr3, cr0, 0 @ cacheable area
|
mov r0, #1
|
mov r0, #1
|
mcr p15, 0, r0, c2, c0, 0 @ cache enable
|
mcr 15, 0, r0, cr2, cr0, 0 @ cache enable
|
nop
|
nop
|
nop
|
nop
|
|
|
|
|
@ Write to a block of memory that straddles
|
@ Write to a block of memory that straddles
|
@ across a cache region boundary so that
|
@ across a cache region boundary so that
|
@ the first 16 bytes are cacheable and
|
@ the first 16 bytes are cacheable and
|
@ the second 16 are not
|
@ the second 16 are not
|
ldr r0, AdrTestBase
|
ldr r0, AdrTestBase
|
mov r2, #0x20
|
mov r2, #0x20
|
1: subs r2, r2, #1
|
1: subs r2, r2, #1
|
str r2, [r0], #4
|
str r2, [r0], #4
|
bne 1b
|
bne 1b
|
|
|
@ loop a few times so that
|
@ loop a few times so that
|
@ the instructions will be caches on the second and
|
@ the instructions will be caches on the second and
|
@ subsequent passes
|
@ subsequent passes
|
mov r7, #7
|
mov r7, #7
|
|
|
@ Read back the same block
|
@ Read back the same block
|
loop: ldr r3, AdrTestBase
|
loop: ldr r3, AdrTestBase
|
mov r5, #0x20
|
mov r5, #0x20
|
mov r6, #0
|
mov r6, #0
|
2: ldr r4, [r3], #4
|
2: ldr r4, [r3], #4
|
add r6, r6, r4
|
add r6, r6, r4
|
|
|
@ Flush the cache when the r7 loop count value is even
|
@ Flush the cache when the r7 loop count value is even
|
@ a write of any value to cp15, reg 1 will trigger a flush
|
@ a write of any value to cp15, reg 1 will trigger a flush
|
ands r8, r7, #1
|
ands r8, r7, #1
|
cmpeq r5, #21
|
cmpeq r5, #21
|
cmpne r5, #0x100
|
cmpne r5, #0x100
|
mcreq p15, 0, r0, c1, c0, 0 @ cache enable
|
mcreq 15, 0, r0, cr1, cr0, 0 @ cache enable
|
|
|
subs r5, r5, #1
|
subs r5, r5, #1
|
bne 2b
|
bne 2b
|
|
|
|
|
@ Check that the sum of the data reads is correct
|
@ Check that the sum of the data reads is correct
|
cmp r6, #0x1f0
|
cmp r6, #0x1f0
|
movne r10, #10
|
movne r10, #10
|
bne testfail
|
bne testfail
|
|
|
subs r7, r7, #1
|
subs r7, r7, #1
|
bne loop
|
bne loop
|
|
|
|
|
b testpass
|
b testpass
|
@ ------------------------------------------
|
@ ------------------------------------------
|
@ ------------------------------------------
|
@ ------------------------------------------
|
|
|
testfail:
|
testfail:
|
ldr r11, AdrTestStatus
|
ldr r11, AdrTestStatus
|
str r10, [r11]
|
str r10, [r11]
|
b testfail
|
b testfail
|
|
|
testpass:
|
testpass:
|
ldr r11, AdrTestStatus
|
ldr r11, AdrTestStatus
|
mov r10, #17
|
mov r10, #17
|
str r10, [r11]
|
str r10, [r11]
|
b testpass
|
b testpass
|
|
|
|
|
|
|
/* Write 17 to this address to generate a Test Passed message */
|
/* Write 17 to this address to generate a Test Passed message */
|
AdrTestStatus: .word ADR_AMBER_TEST_STATUS
|
AdrTestStatus: .word ADR_AMBER_TEST_STATUS
|
AdrTestBase : .word 0x001fffc0
|
AdrTestBase : .word 0x001fffc0
|
|
|
/* sum of numbers 0 to 2047 inclusive */
|
/* sum of numbers 0 to 2047 inclusive */
|
MagicNumber1024 : .word 523776
|
MagicNumber1024 : .word 523776
|
MagicNumber2048 : .word 2096128
|
MagicNumber2048 : .word 2096128
|
|
|
/* ========================================================================= */
|
/* ========================================================================= */
|
/* ========================================================================= */
|
/* ========================================================================= */
|
|
|
|
|
