/*----------------------------------------------------------------
|
/*----------------------------------------------------------------
|
// //
|
// //
|
// amber_registers.h //
|
// amber_registers.h //
|
// //
|
// //
|
// This file is part of the Amber project //
|
// This file is part of the Amber project //
|
// http://www.opencores.org/project,amber //
|
// http://www.opencores.org/project,amber //
|
// //
|
// //
|
// Description //
|
// Description //
|
// Defines the address of all registers in the Amber system. //
|
// Defines the address of all registers in the Amber system. //
|
// Must be kept synchronized with the equivalent Verilog //
|
// Must be kept synchronized with the equivalent Verilog //
|
// file, $AMBER_BASE/hw/vlog/system/register_addresses.v //
|
// file, $AMBER_BASE/hw/vlog/system/register_addresses.v //
|
// which is considered the master. //
|
// which is considered the master. //
|
// //
|
// //
|
// Author(s): //
|
// Author(s): //
|
// - Conor Santifort, csantifort.amber@gmail.com //
|
// - Conor Santifort, csantifort.amber@gmail.com //
|
// //
|
// //
|
//////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////
|
// //
|
// //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// //
|
// //
|
// This source file may be used and distributed without //
|
// This source file may be used and distributed without //
|
// restriction provided that this copyright statement is not //
|
// restriction provided that this copyright statement is not //
|
// removed from the file and that any derivative work contains //
|
// removed from the file and that any derivative work contains //
|
// the original copyright notice and the associated disclaimer. //
|
// the original copyright notice and the associated disclaimer. //
|
// //
|
// //
|
// This source file is free software; you can redistribute it //
|
// This source file is free software; you can redistribute it //
|
// and/or modify it under the terms of the GNU Lesser General //
|
// and/or modify it under the terms of the GNU Lesser General //
|
// Public License as published by the Free Software Foundation; //
|
// Public License as published by the Free Software Foundation; //
|
// either version 2.1 of the License, or (at your option) any //
|
// either version 2.1 of the License, or (at your option) any //
|
// later version. //
|
// later version. //
|
// //
|
// //
|
// This source is distributed in the hope that it will be //
|
// This source is distributed in the hope that it will be //
|
// useful, but WITHOUT ANY WARRANTY; without even the implied //
|
// useful, but WITHOUT ANY WARRANTY; without even the implied //
|
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //
|
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //
|
// PURPOSE. See the GNU Lesser General Public License for more //
|
// PURPOSE. See the GNU Lesser General Public License for more //
|
// details. //
|
// details. //
|
// //
|
// //
|
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
----------------------------------------------------------------*/
|
----------------------------------------------------------------*/
|
|
|
#define ADR_AMBER_TEST_STATUS 0xf0000000
|
#define ADR_AMBER_TEST_STATUS 0xf0000000
|
#define ADR_AMBER_TEST_FIRQ_TIMER 0xf0000004
|
#define ADR_AMBER_TEST_FIRQ_TIMER 0xf0000004
|
#define ADR_AMBER_TEST_IRQ_TIMER 0xf0000008
|
#define ADR_AMBER_TEST_IRQ_TIMER 0xf0000008
|
#define ADR_AMBER_TEST_UART_CONTROL 0xf0000010
|
#define ADR_AMBER_TEST_UART_CONTROL 0xf0000010
|
#define ADR_AMBER_TEST_UART_STATUS 0xf0000014
|
#define ADR_AMBER_TEST_UART_STATUS 0xf0000014
|
#define ADR_AMBER_TEST_UART_TXD 0xf0000018
|
#define ADR_AMBER_TEST_UART_TXD 0xf0000018
|
#define ADR_AMBER_TEST_SIM_CTRL 0xf000001c
|
#define ADR_AMBER_TEST_SIM_CTRL 0xf000001c
|
|
#define ADR_AMBER_TEST_MEM_CTRL 0xf0000020
|
/* Allow access to the random register over
|
/* Allow access to the random register over
|
a 16-word address range to load a series
|
a 16-word address range to load a series
|
of random numbers using lmd instruction. */
|
of random numbers using lmd instruction. */
|
#define ADR_AMBER_TEST_RANDOM_NUM 0xf0000100
|
#define ADR_AMBER_TEST_RANDOM_NUM 0xf0000100
|
#define ADR_AMBER_TEST_RANDOM_NUM00 0xf0000100
|
#define ADR_AMBER_TEST_RANDOM_NUM00 0xf0000100
|
#define ADR_AMBER_TEST_RANDOM_NUM01 0xf0000104
|
#define ADR_AMBER_TEST_RANDOM_NUM01 0xf0000104
|
#define ADR_AMBER_TEST_RANDOM_NUM02 0xf0000108
|
#define ADR_AMBER_TEST_RANDOM_NUM02 0xf0000108
|
#define ADR_AMBER_TEST_RANDOM_NUM03 0xf000010c
|
#define ADR_AMBER_TEST_RANDOM_NUM03 0xf000010c
|
#define ADR_AMBER_TEST_RANDOM_NUM04 0xf0000110
|
#define ADR_AMBER_TEST_RANDOM_NUM04 0xf0000110
|
#define ADR_AMBER_TEST_RANDOM_NUM05 0xf0000114
|
#define ADR_AMBER_TEST_RANDOM_NUM05 0xf0000114
|
#define ADR_AMBER_TEST_RANDOM_NUM06 0xf0000118
|
#define ADR_AMBER_TEST_RANDOM_NUM06 0xf0000118
|
#define ADR_AMBER_TEST_RANDOM_NUM07 0xf000011c
|
#define ADR_AMBER_TEST_RANDOM_NUM07 0xf000011c
|
#define ADR_AMBER_TEST_RANDOM_NUM08 0xf0000120
|
#define ADR_AMBER_TEST_RANDOM_NUM08 0xf0000120
|
#define ADR_AMBER_TEST_RANDOM_NUM09 0xf0000124
|
#define ADR_AMBER_TEST_RANDOM_NUM09 0xf0000124
|
#define ADR_AMBER_TEST_RANDOM_NUM10 0xf0000128
|
#define ADR_AMBER_TEST_RANDOM_NUM10 0xf0000128
|
#define ADR_AMBER_TEST_RANDOM_NUM11 0xf000012c
|
#define ADR_AMBER_TEST_RANDOM_NUM11 0xf000012c
|
#define ADR_AMBER_TEST_RANDOM_NUM12 0xf0000130
|
#define ADR_AMBER_TEST_RANDOM_NUM12 0xf0000130
|
#define ADR_AMBER_TEST_RANDOM_NUM13 0xf0000134
|
#define ADR_AMBER_TEST_RANDOM_NUM13 0xf0000134
|
#define ADR_AMBER_TEST_RANDOM_NUM14 0xf0000138
|
#define ADR_AMBER_TEST_RANDOM_NUM14 0xf0000138
|
#define ADR_AMBER_TEST_RANDOM_NUM15 0xf000013c
|
#define ADR_AMBER_TEST_RANDOM_NUM15 0xf000013c
|
|
|
#define ADR_AMBER_IC_IRQ0_ENABLESET 0x14000008
|
#define ADR_AMBER_IC_IRQ0_ENABLESET 0x14000008
|
#define ADR_AMBER_IC_IRQ1_ENABLESET 0x14000048
|
#define ADR_AMBER_IC_IRQ1_ENABLESET 0x14000048
|
#define ADR_AMBER_IC_INT_SOFTSET_0 0x14000010
|
#define ADR_AMBER_IC_INT_SOFTSET_0 0x14000010
|
#define ADR_AMBER_IC_INT_SOFTCLEAR_0 0x14000014
|
#define ADR_AMBER_IC_INT_SOFTCLEAR_0 0x14000014
|
#define ADR_AMBER_IC_INT_SOFTSET_1 0x14000050
|
#define ADR_AMBER_IC_INT_SOFTSET_1 0x14000050
|
#define ADR_AMBER_IC_INT_SOFTCLEAR_1 0x14000054
|
#define ADR_AMBER_IC_INT_SOFTCLEAR_1 0x14000054
|
|
|
#define ADR_AMBER_CT_TIMER0_LOAD 0x13000000
|
#define ADR_AMBER_CT_TIMER0_LOAD 0x13000000
|
#define ADR_AMBER_CT_TIMER1_LOAD 0x13000100
|
#define ADR_AMBER_CT_TIMER1_LOAD 0x13000100
|
#define ADR_AMBER_CT_TIMER2_LOAD 0x13000200
|
#define ADR_AMBER_CT_TIMER2_LOAD 0x13000200
|
|
|
#define ADR_AMBER_UART0_DR 0x16000000
|
#define ADR_AMBER_UART0_DR 0x16000000
|
#define ADR_AMBER_UART0_RSR 0x16000004
|
#define ADR_AMBER_UART0_RSR 0x16000004
|
#define ADR_AMBER_UART0_LCRH 0x16000008
|
#define ADR_AMBER_UART0_LCRH 0x16000008
|
#define ADR_AMBER_UART0_LCRM 0x1600000c
|
#define ADR_AMBER_UART0_LCRM 0x1600000c
|
#define ADR_AMBER_UART0_LCRL 0x16000010
|
#define ADR_AMBER_UART0_LCRL 0x16000010
|
#define ADR_AMBER_UART0_CR 0x16000014
|
#define ADR_AMBER_UART0_CR 0x16000014
|
#define ADR_AMBER_UART0_FR 0x16000018
|
#define ADR_AMBER_UART0_FR 0x16000018
|
#define ADR_AMBER_UART0_IIR 0x1600001c
|
#define ADR_AMBER_UART0_IIR 0x1600001c
|
#define ADR_AMBER_UART0_ICR 0x1600001c
|
#define ADR_AMBER_UART0_ICR 0x1600001c
|
|
|
#define ADR_AMBER_UART1_DR 0x17000000
|
#define ADR_AMBER_UART1_DR 0x17000000
|
#define ADR_AMBER_UART1_RSR 0x17000004
|
#define ADR_AMBER_UART1_RSR 0x17000004
|
#define ADR_AMBER_UART1_LCRH 0x17000008
|
#define ADR_AMBER_UART1_LCRH 0x17000008
|
#define ADR_AMBER_UART1_LCRM 0x1700000c
|
#define ADR_AMBER_UART1_LCRM 0x1700000c
|
#define ADR_AMBER_UART1_LCRL 0x17000010
|
#define ADR_AMBER_UART1_LCRL 0x17000010
|
#define ADR_AMBER_UART1_CR 0x17000014
|
#define ADR_AMBER_UART1_CR 0x17000014
|
#define ADR_AMBER_UART1_FR 0x17000018
|
#define ADR_AMBER_UART1_FR 0x17000018
|
#define ADR_AMBER_UART1_IIR 0x1700001c
|
#define ADR_AMBER_UART1_IIR 0x1700001c
|
#define ADR_AMBER_UART1_ICR 0x1700001c
|
#define ADR_AMBER_UART1_ICR 0x1700001c
|
|
|
#define ADR_AMBER_CORE_CTRL 0x1300031c
|
#define ADR_AMBER_CORE_CTRL 0x1300031c
|
|
|
#define ADR_ETHMAC_MODER 0x20000000
|
#define ADR_ETHMAC_MODER 0x20000000
|
#define ADR_ETHMAC_MIIMODER 0x20000028
|
#define ADR_ETHMAC_MIIMODER 0x20000028
|
#define ADR_ETHMAC_MIICOMMAND 0x2000002C
|
#define ADR_ETHMAC_MIICOMMAND 0x2000002C
|
#define ADR_ETHMAC_MIIADDRESS 0x20000030
|
#define ADR_ETHMAC_MIIADDRESS 0x20000030
|
#define ADR_ETHMAC_MIITXDATA 0x20000034
|
#define ADR_ETHMAC_MIITXDATA 0x20000034
|
#define ADR_ETHMAC_MIIRXDATA 0x20000038
|
#define ADR_ETHMAC_MIIRXDATA 0x20000038
|
#define ADR_ETHMAC_MIISTATUS 0x2000003C
|
#define ADR_ETHMAC_MIISTATUS 0x2000003C
|
#define ADR_ETHMAC_BDBASE 0x20000400
|
#define ADR_ETHMAC_BDBASE 0x20000400
|
|
|