URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 38 |
Rev 48 |
OUTPUT_ARCH(or1knd)
|
OUTPUT_ARCH(or1knd)
|
SEARCH_DIR(.)
|
SEARCH_DIR(.)
|
__DYNAMIC = 0;
|
__DYNAMIC = 0;
|
|
|
MEMORY
|
INCLUDE linkvar.ld;
|
{
|
|
vectors : ORIGIN = 0, LENGTH = 0x1000
|
|
ram : ORIGIN = 0x1000, LENGTH = (8M - 0x1000)
|
|
}
|
|
|
|
|
|
/* Stack information variables */
|
/* Stack information variables */
|
_min_stack = 0x2000; /* 8K - minimum stack space to reserve */
|
_min_stack = 0x2000; /* 8K - minimum stack space to reserve */
|
|
|
|
|
SECTIONS
|
SECTIONS
|
{
|
{
|
.vectors :
|
.vectors :
|
{
|
{
|
*(.vectors)
|
*(.vectors)
|
} > vectors
|
} > rom
|
|
|
.text : {
|
.text 0x1000 : {
|
_stext = .;
|
_stext = .;
|
*(.text)
|
*(.text)
|
_etext = .;
|
_etext = .;
|
__CTOR_LIST__ = .;
|
__CTOR_LIST__ = .;
|
LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2)
|
LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2)
|
*(.ctors)
|
*(.ctors)
|
LONG(0)
|
LONG(0)
|
__CTOR_END__ = .;
|
__CTOR_END__ = .;
|
__DTOR_LIST__ = .;
|
__DTOR_LIST__ = .;
|
LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2)
|
LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2)
|
*(.dtors)
|
*(.dtors)
|
LONG(0)
|
LONG(0)
|
__DTOR_END__ = .;
|
__DTOR_END__ = .;
|
*(.lit)
|
*(.lit)
|
*(.shdata)
|
*(.shdata)
|
_endtext = .;
|
_endtext = .;
|
} > ram
|
} > rom
|
|
|
.rodata : {
|
.rodata : {
|
|
_srodata = .;
|
*(.rodata);
|
*(.rodata);
|
*(.rodata.*)
|
*(.rodata.*)
|
} > ram
|
. = ALIGN(0x10);
|
|
_erodata = .;
|
|
} > rom
|
|
|
.shbss :
|
.shbss :
|
{
|
{
|
*(.shbss)
|
*(.shbss)
|
} > ram
|
} > ram
|
|
|
.talias :
|
.talias :
|
{
|
{
|
} > ram
|
} > ram
|
|
|
.data : {
|
.data : {
|
sdata = .;
|
sdata = .;
|
_sdata = .;
|
_sdata = .;
|
*(.data)
|
*(.data)
|
edata = .;
|
edata = .;
|
|
. = ALIGN(0x4);
|
_edata = .;
|
_edata = .;
|
} > ram
|
} > ram AT > rom /* "> ram" is the VMA, "> rom" is the LMA */
|
|
|
.bss :
|
.bss :
|
{
|
{
|
_bss_start = .;
|
_bss_start = .;
|
*(.bss)
|
*(.bss)
|
*(COMMON)
|
*(COMMON)
|
_bss_end = .;
|
_bss_end = .;
|
} > ram
|
} > ram
|
|
|
/* ensure there is enough room for stack */
|
/* ensure there is enough room for stack */
|
.stack (NOLOAD): {
|
.stack (NOLOAD): {
|
. = ALIGN(4);
|
. = ALIGN(4);
|
. = . + _min_stack ;
|
. = . + _min_stack ;
|
. = ALIGN(4);
|
. = ALIGN(4);
|
stack = . ;
|
stack = . ;
|
_stack = . ;
|
_stack = . ;
|
} > ram
|
} > ram
|
|
|
.stab 0 (NOLOAD) :
|
.stab 0 (NOLOAD) :
|
{
|
{
|
[ .stab ]
|
[ .stab ]
|
}
|
}
|
|
|
.stabstr 0 (NOLOAD) :
|
.stabstr 0 (NOLOAD) :
|
{
|
{
|
[ .stabstr ]
|
[ .stabstr ]
|
}
|
}
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.