URL
https://opencores.org/ocsvn/artec_dongle_ii_fpga/artec_dongle_ii_fpga/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
| Rev 2 |
Rev 6 |
fifo_inst : fifo PORT MAP (
|
fifo_inst : fifo PORT MAP (
|
aclr => aclr_sig,
|
aclr => aclr_sig,
|
clock => clock_sig,
|
clock => clock_sig,
|
data => data_sig,
|
data => data_sig,
|
rdreq => rdreq_sig,
|
rdreq => rdreq_sig,
|
wrreq => wrreq_sig,
|
wrreq => wrreq_sig,
|
almost_full => almost_full_sig,
|
almost_full => almost_full_sig,
|
empty => empty_sig,
|
empty => empty_sig,
|
full => full_sig,
|
full => full_sig,
|
q => q_sig,
|
q => q_sig,
|
usedw => usedw_sig
|
usedw => usedw_sig
|
);
|
);
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
