OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

[/] [async_sdm_noc/] [branches/] [init/] [sdm/] [tb/] [noctb.v] - Diff between revs 32 and 33

Only display areas with differences | Details | Blame | View Log

Rev 32 Rev 33
/*
/*
 Asynchronous SDM NoC
 Asynchronous SDM NoC
 (C)2011 Wei Song
 (C)2011 Wei Song
 Advanced Processor Technologies Group
 Advanced Processor Technologies Group
 Computer Science, the Univ. of Manchester, UK
 Computer Science, the Univ. of Manchester, UK
 
 
 Authors:
 Authors:
 Wei Song     wsong83@gmail.com
 Wei Song     wsong83@gmail.com
 
 
 License: LGPL 3.0 or later
 License: LGPL 3.0 or later
 
 
 Test bench.
 Test bench.
 
 
 History:
 History:
 03/03/2011  Initial version. <wsong83@gmail.com>
 03/03/2011  Initial version. <wsong83@gmail.com>
 30/05/2011  Clean up for opensource. <wsong83@gmail.com>
 30/05/2011  Clean up for opensource. <wsong83@gmail.com>
 
 
*/
*/
 
 
`timescale 1ns/1ps
`timescale 1ns/1ps
 
 
module noctb;
module noctb;
   parameter DW = 16;           // the data width of a single virtual circuit
   parameter DW = 8;            // the data width of a single virtual circuit
   parameter VCN = 2;           // the number of virtual circuits per direction
   parameter VCN = 1;           // the number of virtual circuits per direction
   parameter DIMX = 4;          // the X dimension
   parameter DIMX = 4;          // the X dimension
   parameter DIMY = 3;          // the Y dimension
   parameter DIMY = 4;          // the Y dimension
 
 
   reg rst_n;
   reg rst_n;
 
 
   noc_top #(.DW(DW), .VCN(VCN), .DIMX(DIMX), .DIMY(DIMY))
   noc_top #(.DW(DW), .VCN(VCN), .DIMX(DIMX), .DIMY(DIMY))
   NoC (.rst_n(rst_n));         // the mesh network
   NoC (.rst_n(rst_n));         // the mesh network
 
 
   AnaProc ANAM();              // the global performance analyser
   AnaProc ANAM();              // the global performance analyser
 
 
   initial begin
   initial begin
      rst_n = 0;
      rst_n = 0;
 
 
      # 133;
      # 133;
 
 
      rst_n = 1;
      rst_n = 1;
 
 
   end
   end
 
 
endmodule // noctb
endmodule // noctb
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.